DEFLUXING COPPER PILLARS

Can DI Water Hold Up?

PCB Trace Routing  An EMS M&A Exit Strategy  Supply Chain Second Sourcing
Your digital future starts now!

PADS Professional Cloud Apps

PADS Professional Cloud Apps enables digital transformation by providing a flexible, cloud-based ecosystem that connects component research, concept exploration, component sourcing, design and analysis management, and manufacturing.

- PartQuest Portal Part Search and Creation
- PartQuest Portal- Supply Chain
- PartQuest Explore Cloud-Based Circuit Simulation
- Connect for PADS Professional
- PCBflow

Learn more at Siemens EDA: http://eda.sw.siemens.com
Integrated PCB Design, Effortless Collaboration

Collaborate From Anywhere, Innovate From Everywhere With OrCAD for Teams

Optimize every part of your design process with the only real-time PCB design and data management platform built to scale with you and your team. From automated supply chain insights and constraint-driven, high-speed design and analysis to one-click release-to-manufacturing, OrCAD for Teams is architected to help you work more efficiently and effectively than ever before.

Get OrCAD for Teams
Prototypes from Taiwan

No Tariffs
Cleared for Customs
From Taiwan

No Tariffs!
Best Quality and Price!

Technology:
Up to 50 Layers
Any Layer HDI
Sequential Lamination
Blind / Buried Vias
Laser Drilling / Routing
Heavy Copper

Materials:
Fr4
Metal Core
Isola
Rogers
Polyimide - Flex
Magtron

Accutrace inc. SINCE 1986
www.PCB4u.com sales@PCB4u.com Tel: (408) 748-9600
2986 Scott Blvd., Santa Clara, CA 95054
SAM & ITAR Registered UL E333047 ISO 9001 - 2015
FEATURES

32 SIMULATION
Reflections from Discontinuities
Reflections, even from a single discontinuity, can destroy a signal, but the effect of the major discontinuities can be predicted with validated models before the board is designed.
by YURIY SHLEPNEV, PH.D.

38 SIGNAL INTEGRITY
How to Calculate Trace Length from Time Delay Value for High-Speed Signals
Managing propagation delay and relative time delay mismatches is a challenge. We need to know how to calculate trace length from time delay value to implement the PCB trace routing accordingly.
by LANCE WANG

44 SUPPLY CHAIN
Will US Government Incentives Spur Domestic Investment?
Fresh off its inaugural meeting, the PCBAA gets legislative good news. What’s next for the organization that wants to rebuild US production? Travis Kelly, president and chief executive of Isola and chairman of the PCBAA, explains.
by MIKE BUETOW

48 PROCUREMENT
The Production Sourcing Approach
Working with a contract manufacturer can be daunting, particularly if it lacks experience sourcing challenging parts in a challenging market.
by BRIAN LANEY

50 IC CLEANING
Defluxing of Copper Pillar Bumped Flip-Chips
A case study showed a well-balanced aqueous cleaning agent removed lead-free, water-soluble tack flux residues better than straight deionized water.
by RAVI PARTHASARATHY and UMUT TOSUN

ON PCB CHAT (pcbchat.com)

SOLDERING AND SMT
with DR. RON LASKY

US PRINTED CIRCUIT BOARD LEGISLATION
with TRAVIS KELLY

SMTA SMT CERTIFICATION
with DR. RON LASKY and JIM HALL
Multilayer PCB Stackup

12 Layer Flex Rigid, 0.030" Thick Rigid, 0.008" Thick Flex
Blind Via L1-L2 & L11-L12, 0.003" Hole, Resin Filled,
0.002"/0.002" Trace/Space, Controlled Impedance

When you’re in a rush call RUSH PCB
Affordable Pricing • Satisfaction Guarantee • Fast Response • Free Quote • Fast Shipping
HDI Boards • Stacked Micro Vias • 2 mil line & Space • Flex & Rigid Flex

Located in the Silicon Valley
PCB up to 12 Layers in 3 days
PCB Assembly Same Day Turn
Full Turnkey Service

Certified: ISO9001/ITAR/UL

www.rushpcb.com | Sales@rushpcb.com | 1 408 496 6013
Rush PCB Inc, 2149-20 O’Toole Ave, San Jose, CA 95131, U.S.A
THE PRINTED CIRCUIT ENGINEERING ASSOCIATION, INC. BRANDS:

PUBLICATIONS
PCD&F/Circuits Assembly                           digital.pcea.net
Circuits Assembly                                  circuitsassembly.com

WEBSITES
PCD&F                                                pcdandf.com
Circuits Assembly                                   circuitsassembly.com

NEWSLETTER
PCB Update                                           pcbupdate.com

PODCASTS
PCB Chat                                            pcbchat.com

EVENTS
PCB West                                            pcbwest.com
PCB East                                            pcbeast.com

EDUCATION
PCB2Day                                             pcb2day.com
Printed Circuit University                         printedcircuituniversity.com

AWARDS PROGRAMS
Service Excellence Awards                          circuitsassembly.com
NPI Awards                                          circuitsassembly.com
PCD&F                                                pcdandf.com

DATABASE
Directory of EMS Companies                          circuitsassembly.com

THE PRINTED CIRCUIT ENGINEERING ASSOCIATION, INC.

PCEA BOARD OF DIRECTORS
Stephen Chavez, CHAIRMAN
Michael Creedon, VICE CHAIRMAN
Justin Fleming, SECRETARY
Gary Ferrari, CHAIRMAN Emeritus

MEMBERS
Michael Buetow
Tomas Chester
Douglas Dixon
Tara Dunn
Richard Hartley
Scott McCurdy
Anaya Vardya
Susy Webb
Eriko Yamato

COLUMNS and ADVISORS

PRODUCTION
ART DIRECTOR & PRODUCTION
blueprint4MARKETING, Inc. | production@pcea.net

SALES
VICE PRESIDENT, SALES & MARKETING
Frances Stewart 678-817-1286 | frances@pcea.net

SENIOR SALES EXECUTIVE
Brooke Anglin 404-316-9018 | brooke@pcea.net

CHIEF CONTENT OFFICER
Chelsey Drysdale 949-295-3109 | chelsey@pcea.net

REPRINTS
brooke@pcea.net

EVENTS/TRADE SHOWS
EXHIBIT SALES
Frances Stewart 678-817-1286 | frances@pcea.net

TECHNICAL CONFERENCE
Mike Buetow 617-327-4702 | mike@pcea.net

SUBSCRIPTIONS
PRINTED CIRCUIT DESIGN & FAB/CIRCUITS ASSEMBLY is distributed without charge to qualified subscribers. To subscribe, visit pcdandf.com or circuitsassembly.com and click on Subscribe. For changes or cancellations to existing subscriptions: subscriptions@pcea.net

© 2022, Printed Circuit Engineering Association, Inc. All rights reserved. Reproduction of material appearing in PRINTED CIRCUIT DESIGN & FAB/CIRCUITS ASSEMBLY is forbidden without written permission.
ALPHA® OM-565 HRL3 Solder Paste
Low Temperature, High Reliability

- **Enhanced** mechanical reliability over traditional SnBi solder pastes
- **Superior** wettability minimizing warpage induced defects
- **Enabling** peak reflow temperature of 175°C
- **Increases** energy efficiency and cost savings

Minimize Warpage Induced Defects to Maximize Assembly Yield. www.macdermidalpha.com
‘At the Edge’ of a Data Revolution

H AVE BIG BOX stores learned lessons that can be applied by electronics manufacturers? One of the big takeaways from the Future Compute conference on the campus of MIT in May was a definitive “yes!”

There, we heard about how some of the large retail chains like Target use software, hardware and data in all kinds of customer experiences.

Almost every employee has handheld devices tracking the billions of sensors and cameras in use across some 1,900 stores and 50 regional distribution centers. At each store, it runs about 100 different software applications. They look at traffic trends: When is the peak? When is the lag? And how can they be modulated?

Now consider an electronics manufacturing operation. There could be hundreds of operators, thousands of PCBs, millions of components, billions of solder joints, each one needing traceability.

When making its purchases, Target sources from end-products all the way back to raw materials. It sources some of the cotton used in Target brand clothing directly from farms. In this era of instant outrage, every public relations debacle is just a leak and a tweet away. Say a farm used a verboten pesticide. Target might also need to know what was close to that source: nearby waterways, for example.

Likewise, PCB fabricators and assemblers buy everything from standalone process equipment to raw tin and copper. In our industry, we are looking into hard-to-reach places like the Democratic Republic of Congo, for instance, to trace the origin of certain metals and minerals.

And like Target, we use all sorts of software and systems to do so. A distributed ledger like blockchain could be a perfect tool for managing these transactions. It allows companies to track parts quickly and monitor traceability at a granular level.

The trick is to turn all that data into something useful, of course, and the cost simply to track and house all that data can overwhelm many companies. It goes a long way toward understanding why most supply chain decisions are reactive.

Where Target stumbles is how to manage its multiple cloud environments with local-level computing applications. The cloud is seen as too slow for responding to situations on the ground. Meanwhile, local networks have low latency, but lack the capacity to perform the immense analytical computations needed to adjust to changes in real time.

Edge computing, which loosely describes everything in-between, helps the processing of data gathered at local nodes. But, for now, it is seen as expensive, especially relative to the local sites, requiring a GPU at every store. Even a $100 billion entity like Target says it can’t afford it.

That’s where industrial manufacturing has an advantage. While we process millions or billions of pieces of data per day, we do so across much fewer production sites. Target has 2,000 sites to gear up, but even the largest of the Tier 1 EMS companies generally have fewer than 100 factories, and the NTI-100 PCB fabricators even less. They are in a better position to leverage edge solutions and – potentially – evolve into predictive supply chain management.

Another eye-opener at Tech Compute was the notion put forth that, for the greatest efficiency and implementation, artificial intelligence must be commoditized.

To do so, top-level companies need to coordinate a solution for others to follow. We see this to a degree in our industry, where Cadence, Zuken and others have been leading the effort to develop a comprehensive approach to capturing design intent and sending that downstream to fabrication, assembly and test, an effort known as IPC-2581. At PCB West (pcbwest.com) this year, they will join companies such as Koh Young, which will talk about leveraging the IPC-CFX standard (for Connected Factory Exchange) that establishes requirements for sharing information among the manufacturing processes and software systems used in PCB assembly.

As the amount of information that can be captured and shared grows, it begs for a holistic approach. What we see, however, is companies focused on the data often lose sight of the strategy. They are defining the solution – and customer – before they’ve defined the strategy.

This is where Target shines. The firm has spent two years of the pandemic under consumer siege. Today it’s a run on hand sanitizer. Tomorrow it’s toilet paper. It has to treat almost every day like “Black Friday.” Its use of blockchain to trade beef with supermarkets, for example, could be adopted by electronics manufacturers for component exchanges.

From traceability to data processing solutions, best practices might just come from outside our manufacturing environment. Don’t discount them. It may be the low-cost retail chain that has the answer to industrial manufacturing’s problems.
Measure PCB Surface Finishes
ENIG, EPIG, EPAG & ENEPIG

- XRF with Automated X-Y Table
  - Increased Throughput
  - Improved Reliability
- IPC 4552 B & IPC 4556

Measuring Made Easy®

www.fischer-technology.com | info@fischer-technology.com | 860.683.0781
Summit Acquires Royal Circuit and Affiliates

ANAHEIM, CA – Summit Interconnect announced the acquisition of printed circuit board fabricator Royal Circuit Solutions and its assembly affiliate Advanced Assembly for an undisclosed sum.

The deal includes Royal Circuit’s operations in Hollister and Santa Ana, California, and the Advanced Assembly EMS site in Aurora, Colorado.

The acquisition expands Summit’s PCB offering in rigid, flex, rigid/flex and ATE PCBs, significantly strengthens engineering and service resources providing CAM, DFM/A, PCB design/layout, and also adds quick-turn, prototype SMT assembly services.

The move solidifies Summit’s position as the largest privately owned PCB manufacturer in North America, based on PCD&F estimates, with a footprint that will now encompass eight manufacturing facilities. PCD&F estimates the acquisition brings Summit’s revenues to at least $200 million a year.

The deal also significantly broadens the scope of Summit’s product offering, while expanding the company’s business portfolio of key customers and end-markets.

Summit, which ranks only behind TTM Technologies among PCB fabricators in terms of US-based revenues, now has facilities in California, Illinois, Colorado and Toronto, Canada.

TTM Technologies to Acquire Telephonics for $330M

SANTA ANA, CA – TTM Technologies has agreed to acquire Telephonics in a debt-free cash transaction for $330 million, subject to customary working capital adjustments at closing.

Telephonics provides intelligence, surveillance and communications solutions deployed across land, sea and air applications. The transaction is expected to broaden TTM’s Aerospace and Defense product offerings.

The transaction is subject to customary closing conditions, including regulatory approvals. It is expected to close in the second quarter of 2022.

“We expect the complementary portfolio and skills will enhance TTM’s strategic capabilities and growth opportunities, enabling us to deliver significant benefits to our Aerospace and Defense customers,” said Tom Edman, CEO, TTM. “We expect the transaction to be immediately accretive to our non-GAAP EPS.”

TTM’s A&D is expected to be approximately 40% of total company revenues, or approximately $1 billion. The acquisition would more than double the company’s A&D design and development engineering talent, with the addition of systems engineering expertise in RF/microwave-based integrated systems.

TTM has identified approximately $12 million in pretax, run-rate cost synergies expected to be realized by the end of 2024. The firm expects to finance the purchase with cash on hand.

At the end of 2021, TTM had $538 million in cash on the balance sheet.

Simmmtech Subsidiary Opens Manufacturing Plant in Malaysia

BATU KAWAN, MALAYSIA – Simmtech Holdings, through its Malaysia-based subsidiary, Sustio, in May officially opened its new manufacturing facility here, according to reports.

It’s the company’s first advanced manufacturing facility based in Penang, says Southeast Asia managing director Jeffery Chun.

“It is also our eighth factory, along with other operations in Korea, China and Japan. In May last year, Sustio broke ground on an 18-acre site at BKIP, investing..."
REDUCE YOUR COSTS WITH FUJI

SAVING IS EASY WITH FUJI

Lightweight, low impact placement heads, Intelligent Parts Sensors, and automatic LCR and 3D coplanarity checks eliminate defects and ensure perfect quality.

Meanwhile, our Smart Factory Software and Automatic Maintenance Tools minimize line downtime with constant feedback and aggregated data, keep revenue flowing, and reduce the labor needed to do so.

CONTACT YOUR LOCAL FUJI REP AND START SAVING TODAY

847-913-0162
WWW.FUJIAMERICA.COM
Ucamco also established a subsidiary in North America: Ucamco NV.

US Circuit has acquired the accounts of PCB fabricator Rocky Mountain Circuits, which will shut down production.

CA People

Benchmark named Beth Kufahl director, materials, and Benchmark Space Systems named Bharat Patel chief financial officer.

Bestronics hired Alison Shyu as program manager.

Creation Technologies named Steve Heinzen strategic account leader.

Emerald EMS appointed Lucian Soalta chief operating officer.

Essemtec named Quintin Armstrong North American service manager.

Irene Sterian, director, technology and innovation development at Celestica and founder of REMAP, passed away on May 8.

Icape Acquires German PCB Supplier SAFA2000

MUNICH – Icape Group in April acquired German PCB supplier SAFA2000 for an undisclosed sum. SAFA2000 had 2021 revenue of €15.5 million (US$16.8 million), with 28 employees and 360 active customers.

“The Icape Group is well established in Germany,” said Cyril Calvignac, CEO, Icape. “Our business unit recently moved to brand-new offices. We deployed more logistics solutions in Nuremberg. We invested in the acquisition of BA Elektroniks in 2021, and we are now moving forward with the acquisition of SAFA2000, which brings another experienced structure to our organization, with very interesting tools, new customers, an expansion of our suppliers’ list, and advanced logistics services with a fully operational warehouse to manage our activities in this dynamic country that represents our biggest market share in Europe.”

The German company will be integrated into Icape Deutschland in 2023.

Icape Prepares IPO, Aims for Revenue of €500M by 2026

FONTENAY-AUX-ROSES, FRANCE – Icape Group is preparing an initial public offering on the small-cap market of the Euronext exchange. The planned IPO is subject to regulatory approval of the company prospectus, admission to the exchange, and favorable market conditions.

The printed circuit board fabricator and assembler had revenue of €169 million (US$182.4 million) in 2021, up 34%. The company aims for revenue of €500 million by 2026.

The company is currently owned by its founder, managers and employees.

Icape consists of 27 subsidiaries. The company believes its global organization is structured and sized to absorb a new phase of significant growth.

Cicor Completes Acquisition of SMT Elektronik

DRESDEN GERMANY – Cicor Group completed its acquisition of SMT Elektronik, according to reports. No financial terms of the agreement were disclosed.

The transaction will be financed by existing credit facilities and funds from a mandatory convertible bond issued in January.

SMT Elektronik is integrating approximately 130 employees here, expanding its electronic manufacturing services business in Germany. The merged firms will operate as Cicor Deutschland, effective immediately.

SMT Elektronik’s customer base is related to Cicor’s target markets of medical and industrial technology. The company generated sales of some €20 million in 2021.

As part of the deal, Cicor also acquired SMT’s data logger business, including Monilog products.
Support For Flex, Rigid Flex and Embedded Component Designs Now Available.

DownStream’s CAM350 and BluePrint-PCB support importation and visualization of PCB designs containing Flex, Rigid Flex or Embedded components. Visualize designs in both 2D and 3D, and easily document complex Flex or Rigid-Flex Stack-Ups for submission to PCB Fabricators.

- Import and Visualize Flex, Rigid-Flex and Embedded Component Designs
- Manage Variable Stackup Zones for Rigid-Flex Designs
- 3D Visualization to Validate PCB Construction and Component Assembly
- Easily Create Custom Flex or Rigid-Flex Fabrication and Assembly Documentation
- Use DFM analysis to analyze a flex or rigid-flex design for potential fabrication or bend related defects

For more information visit downstreamtech.com or call (508) 970-0670
Cnergenz Seeks to Raise RM58M from IPO in Malaysia

BURSA, MALAYSIA – Cnergenz expects to raise RM58 million (US$13 million) from a planned initial public offering in May, according to reports. The Penang-based electronics manufacturer said the IPO involves the public issue of 100 million shares and an offer for sale of 50 million offer shares by way of private placement.

From the public issue, 25 million shares will be made available for application by the public, while 10 million shares will be designated for application by directors and employees. The remaining shares will be reserved for investors.

The proceeds will be allocated for the firm’s operations facility, in addition to R&D development and working capital.

SEC OKs Registration Statement on Tempo, ACE Acquisition

SAN FRANCISCO – Tempo Automation and ACE Convergence Acquisition said the registration statement in connection with their previously announced proposed business combination has been declared effective by the US Securities and Exchange Commission.

The deal is estimated at an equity value of $919 million post-transaction. The transaction could include cash of more than $500 million.

ACE will hold a general meeting May 5 during which shareholders will be asked to consider and vote on proposals to approve the merger and related matters.

The deal is expected to close shortly after the meeting, subject to shareholder approvals and the satisfaction or waiver of the conditions in the agreement and plan of merger and other customary closing conditions.

Upon closing, the company will be renamed Tempo Automation Holdings.

Henkel Opens Technical Application Center in Silicon Valley

SANTA CLARA, CA – Henkel opened an application center here designed to support product development for the materials company’s electronics customers in the Silicon Valley. The $2 million investment includes dispensing robots, 3-D printers, mechanical property evaluation equipment, coating and jetting systems and failure analysis capabilities, among other assets.

In addition to the hands-on laboratory, the facility provides multiple secure collaboration spaces for Henkel technical staff and customers, as well as digital platforms for virtual engagement opportunities.

“The current pace of technology progress is unprecedented,” said Stefan de Diego, regional head of electronics, Americas and Europe, Henkel. “And, for today’s innovators, being first to market is integral to commercial success. With our knowledgeable team and extensive lab resources – located in the global epicenter of tech innovation – Henkel can provide even more immediate and impactful prototype design and analysis support for our customers, helping them meet critical time-to-market windows with tested, proven devices.”

Henkel’s application center offers a co-development environment, with access to resources required for technology design and testing.
Printed Circuit Boards
LOOK NO FURTHER

SUNSTONE CIRCUITS
Disappointed In Your Current PCB Supplier?

APCT Is A Partner, Not A Supplier

- **Operational Support** to Assure Availability & Required QTA Lead Times
- **Engineering Expertise** to Advise on New & Emerging Technologies
- **Customer Service** “That Is Best In Class”

The Solution Is APCT

Work With A Partner, Work With APCT

APCT.com

APCT Santa Clara HQ
408.727.6442

APCT Anaheim
714.921.0860

APCT Orange County
714.993.0270

APCT Wallingford
203.269.3311

APCT Global
203.284.1215
APCT CAPABILITIES

TECHNOLOGIES

RIGID
- Standard: 2 – 28 Layers
- Advanced: 30 – 38 Layers
- Development (NPI only): 40+ Layers

HDI; BLIND/BURIED/STACKED VIA
- Lam Cycles: Up to 8x
- Micro BGA Pitch: .2 Millimeters

FLEX / RIGID-FLEX
- Standard Flex: 1 – 6 Layers
- Rigid Flex: 4 – 22 Layers
- Rigid Flex HDI Lam Cycles: Up to 2x

LEAD TIMES

RIGID
- Standard: 20 Days
- 2 – 10 Layers: 24 Hours
- 12 - 24 Layers: 48 Hours

HDI; BLIND/BURIED/STACKED VIA
- Via in Pad: 72 Hours
- HDI: 5 – 15 Days*

* Depending upon # of Lam Cycles

FLEX / RIGID-FLEX
- Flex 1 – 6 Layers: 5 – 15 Days
- Rigid Flex 4 – 22 Layers: 7 – 15 Days
- Rigid Flex HDI 2x Lam Cycles: 20+ Days

QUANTITIES
- Prototypes
- Production Orders - with offshore solutions offered by APCT Global
- Mid-Production

CERTIFICATIONS
- ISO 9001 Certified
- AS9100D Certified
- MIL-PRF-31032 Certified (MIL-P-55110 Certified)
- MIL-P-50884 Certified
- ITAR Registered at all sites
- IPC 6012 Class 3 & 3A
- IPC-6013
- IPC-1791 Trusted Electronics Qualified Manufacturers Listing (QML)*

*APCT Anaheim & Orange County Only

Printed Circuit Board Solutions

APCT.com
APCT Santa Clara HQ  408.727.6442
APCT Anaheim  714.921.0860
APCT Orange County  714.993.0270
APCT Wallingford  203.269.3311
APCT Global  203.284.1215
Hot Takes

- DRAM revenue is expected to grow to $118 billion, up 25% in 2022. NAND flash memory will reach $83 billion, up 24%. Both would be records. (Yole Développement)
- 2021 was a record year for the semiconductor industry and OSAT revenues, but the outlook for 2022 is less certain. (TechSearch International)
- Overall electronic component sales sentiment for April beat expectations by more than 13 points, as the index measurement grew from 113.6 to 119.6. (ECIA)
- Nine in 10 electronics manufacturers surveyed are currently experiencing rising material costs, while nearly four-fifths are experiencing rising labor costs. (IPC)
- Research and development spending by semiconductor companies worldwide is forecast to grow 9% in 2022 to $80.5 billion after climbing by an above average 13% in 2021 to a record-high $71.4 billion. (IC Insights)
- In 2021, the top 50 semiconductor suppliers, not including the pure-play foundries, represented 89% of the total $614.6 billion worldwide semiconductor market, up eight points from the 81% share the top 50 companies held in 2010. (IC Insights)
- Global semiconductor revenue is projected to total $676 billion in 2022, an increase of 13.6% from 2021. (Gartner)
- The electronic component sales sentiment index for April grew from 113.6 to 119.6. Survey participants expect growth in May but softened expectations to 111.5, a drop of 8.1 points and the lowest level since November 2021. (ECIA)
- Notebook brand vendors are mulling raising their prices to reflect rising logistics and other costs in the second half of 2022, according to industry sources. (DigiTimes)

Report: Most Electronics Supply Chain Lead Times to Increase into 2023

PASADENA, CA – Continuing electronics supply chain challenges at the beginning of this quarter suggest there will only be pockets of relief through the remainder of 2022 and into 2023 for many commodities, according to new data from Supplyframe.

Through the first quarter of 2023, more than 70% of lead times are forecast to increase, the market watcher said in May. During that time frame, analog, complex semiconductor (ASICs, MCUs, MPUs and PLDs), flash memory, non-ceramic capacitor, resistor and standard logic devices are forecast to rise in price with very limited exceptions. Most of the same devices will also remain at or exceed already elevated lead times.

Commodity supply tightness and cost inflation are impacting most inputs across categories. This includes shortages of resin feedstocks and additives, increasing costs for fuels and metals, and challenges related to the affordability and availability of labor and freight capacity.

One category that remains particularly stubborn and hostile is the active components market. From analog power to standard logic to ASICs and sensors, this space will be swimming in a sea of red indicators for the next four quarters. This is happening as strong demand continues, production is at capacity, lead times are extended, and rising prices plague most devices.

Passive components are not as constrained as active ones. However, like active components, passive commodities also suffer from raw material challenges and labor shortages.
GET A QUICK QUOTE NOW!

QUICK TURN PCB & ASSEMBLY
All Under One Roof!

FRUSTRATED DEALING WITH MULTIPLE SUPPLIERS?
Hundreds of customers have taken advantage of our "One-Stop PCB Solution"

Get a Free SMT stencil on your 1st Assembly order (when you mention this ad)

PRECISION ADVANTAGE
For the past 25 years, we have been helping PCB Designers, and Engineers avoid unintended design flaws and prevent costly errors. With our technically knowledgeable team and expertise in time sensitive, quick turn PCB Fabrication and Turnkey PCB Assembly services, we guarantee the highest quality and reliability of your products.

Let us help you get your products to market today!

sales@eprotos.com
1-888-228-9440

Precision Technologies is certified and registered:
UL94V-0, ISO-9001:2015, ROHS & ITAR, CAGECode 7T6D9
DUNS 092237267

STRATEGIC SOLUTIONS

- Avoid Communication Gaps
- Prevent Engineering Delays
- Single Point of Contact from Sales through Delivery
- Streamlined Process - Fab to Assembly
- Consistent Quality Results
- Prototype and Production

LEADING THE WAY SINCE 1998

GET A QUICK QUOTE NOW!
WHEN I MADE my 2022 capital investment plan, I never thought it would be my 2023 capital investment plan. However, with a couple minor exceptions, equipment will be put in service during 2023, not this year as originally planned.

I thought I was the exception, but in conversations with colleagues, I realize I am the current norm. A trio of events had the combined impact of making what should be simple investments in machinery and equipment anything but.

The most talked about, problematic event has been the strained supply chain. I am not sure exactly how much of the problem getting machinery and equipment is directly attributable to the supply chain, but it has indeed had an impact. When obtaining lead-time quotations, availability of parts, chips, etc., are always the culprit cited for the long length of time to build the equipment, whether a complex custom-built item or simply a copier for the office.

That is only half the story, however. Shipping times to get equipment from location of origin to your facility are also taking significantly longer than before. It doesn’t matter if the machine is shipped from Asia, Europe or North America, or if the delivery is foreign or domestic; availability of planes, trains or container ships is as stretched as the supply chain of parts. Events taking place in Ukraine are exacerbating availability of raw materials, parts and shipping options.

Navigating the Covid world has also had its impact on the ability – and especially speed – to select what machinery and capital equipment to purchase. When compiling a capital budget, it is easy to say you need a drill, image, press or pick-and-place machine, but doing the due diligence to select the correct machine is something quite different. Historically one could attend trade shows, visit sites, see the equipment in action and run test jobs to see the results – all activities most efficiently handled by in-person visits to possibly multiple locations. In the Covid world of Zoom, WebEx, etc., doing the necessary due diligence required to select the best piece of equipment and then get approval to invest considerable sums in capital equipment has become much more challenging and a far lengthier process.

In particular, a process to select, prove out, and negotiate the purchase of a piece of equipment that in the past might have taken weeks now takes up to a year – and that is before pulling the trigger to commence the order. Companies that once let an equipment supplier and potential customer in to see a piece of equipment and run samples now may not allow visitors. Capital equipment manufacturers may have sold the demo equipment normally available for running tests. Equipment manufacturers’ sales and demo staffs may be working remotely – with no equipment available – and limited access to their factory to conduct sales demonstrations. Altogether, unless you are buying a duplicate of what you already have, the selection and due-diligence process rivals the supply chain issues, consuming valuable time in the equipment selection and procurement process.

The final challenge is inflation, which is relatively new but may become significant. With demand so high for all sorts of industrial and consumer items, and with the supply chain in such a strained state, the cost of components, raw materials and, therefore, the finished product is escalating at rates not seen for decades. When budgeting a capital expenditure, and completing the (long) process of selection and due diligence, finding out the cost is five to 10% or more higher may necessitate rethinking the equipment or timing of the investment. For any purchased capital investment via a loan, lease or line of credit, rising interest rates inflate the total cost of investment.

As much as inflation has impacted prices of new equipment, it pales in comparison to the impact inflation has had on the used equipment market. With lead times for new equipment stretched so far, a premium is now paid for readily available used equipment in good condition. In fact, it has been reported some used equipment is selling for more than it costs new. The lack of availability of new equipment, coupled with long lead times for new machines, is compounding the effect of inflation. As supply chain difficulties continue, inflation may become the biggest challenge in planning specific capital investments and preparing a capital budget.

So, regrettably, I am looking good for putting 2023 capital investments in service, but not so for 2022. I guess it’s time to plan for 2024 ... or maybe even 2025.
Sonic Technology, Inc. (India) & National Technology, Inc. (USA)

We are world-class suppliers of quality PWB’s. One company with two facilities, we deliver materials and support on-time without interruptions in supply.

- Worry-free geopolitical supplier
- Same process, quality & QMS system
- Volume specialists high mix, low to medium
- Quick-turn capability
- No surprise tariffs, duty, custom fees
- ISO 9001: 2015 QMS
- ITAR registered USA only
- Financially strong, privately owned

Email inquiries to: easy@nationaltech.com

Sonic Technology, Inc. (India)

Global Headquarters
National Technology, Inc. (USA)

www.nationaltech.com
PCB Panelization Costs:  
It’s All About the Real Estate

PRINTED CIRCUIT BOARDS in panel or array format increase the efficiency of the assembly operation, especially in volume applications. Takt time is greatly reduced, and handling of product is easier. However, rising material prices are cutting into that advantage because more material is required to produce those arrays.

PCB costs are based on the amount of raw material required to make a particular board. The metal finish, like ENIG or silver, plays a part in pricing, but it is the amount of fiberglass and copper needed that really determines the final cost.

The quoted price for most boards in panel or array format is based on a fabricator’s desired panel price for a particular technology or quantity, divided by the number of arrays (or pieces) that fit on a standard 18 x 24” manufacturing panel. The more arrays or pieces that fit on the panel, the lower the cost.

Whether that price is dictated by the number of boards (arrays) that can fit on the standard manufacturing panel, or by the total square inches of the finished array, a quarter or half-inch too long in one direction may mean a double-digit price difference.

That price difference is a double-edged sword: Either the board eats into profits because it is costlier to buy, or it’s a missed sales opportunity because the board could have been quoted at a lower cost.

I have seen inefficiently panelized PCBs so many times. Sure, there is always some waste in manufacturing, but how much money is the contract manufacturer throwing away on every assembly?

Maybe that board does need a full inch of material railing on all four sides for it to be assembled, but it’s worth asking whether that was the original array when the assembly was still in its prototype stage. Could it be it was never optimized for production? Did anyone bother to ask?

Buyers who want better panelization pricing must ask:
“Do we have to have railing on all four sides?”
“Does the railing need to be that wide?”

“Can we score instead of route?”

FIGURE 1 shows a PCB placed in an array in one of three configurations, revealing the cost difference realized when the right questions are asked.

The tab-routed array on the left with a large railing on all four sides is the least cost-effective design, yielding only 12 arrays per manufacturing panel.

The design in the middle has a much thinner railing, but still on all four sides, with scored spacing in between the boards instead of the route. That half-inch difference in one dimension makes all the difference, permitting 25% more: 15 arrays total per panel.

The design on the right is the most cost-effective, where the PCBs are “butted” up against one another, and just two thin rails are needed along the longer edge. Eight more arrays (a 75% increase) are available from that same manufacturing panel compared to the routed array.

Depending on the board manufacturer, square inches of the finished product can also be used to calculate pricing, especially for larger volume orders, and this illustration holds true for that method as well. Fewer square inches mean a lower cost per array or piece.

Sometimes larger railing is needed, especially if a particular assembly requires something special. An example is a component that overhangs the edge of the board and requires extra spacing. In that case, the PCB buyer’s engineering department should let purchasing know of any special requirements prior to sending them to the fabricator for a quote.

Additionally, board buyers need to talk to their production and engineering departments and ask for a company standard for assembly criteria that can be incorporated into PCB fabrication specs.

Ensure your PCB suppliers have those specs in hand, so the quotes they submit meet your assembly criteria without adding unnecessary costs or delaying quote response times.

The wasted green I see on the production floor is not solder mask. It’s dollars. PCB buyers need to see that too.

GREG PAPANDREW has more than 25 years’ experience selling PCBs directly for various fabricators and as founder of a leading distributor. He is cofounder of Better Board Buying (boardbuying.com); greg@directpcb.com.
autolam: Base-Material Solutions for Automotive Electronics

High-Performance Automotive Electronics begins with Innovative Materials

Automotive electronics technologies are evolving at an increasing rate. Paying attention to the properties of materials at the substrate level is the first step towards achieving the most stringent performance targets of today’s automotive manufacturers. autolam offers the solutions demanded by the diverse and unique requirements of automotive applications today and in the future.

Wherever technology takes you, Ventec delivers venteclaminates.com
EMS M&A: Will Your Exit Strategy Be Customer Beneficial?

Firstronic and Lacroix took a long-term approach to joining forces, eliminating the usual learning curve.

When Sammut’s team started at Firstronic, they had limited capital for expansion and were targeting a customer base that wanted a global network of facilities. To address that, they focused on building a North American footprint with factories in Michigan and Mexico and set up a joint venture in China and strategic alliances in Eastern Europe and India. As their business evolved, they decided to use this model to align with a partner capable of acquiring the business longer term, essentially setting up a business succession strategy.

In 2017, Lacroix, an EMS provider headquartered in France, purchased a minority stake in Firstronic, then acquired majority control of the company in 2021, when Firstronic’s primary investment firm chose to exit the business. That exit strategy included soliciting and entertaining other offers, so there was no valuation downside to this longer-term approach to exit-strategy planning.

From an organizational and customer perspective, this approach was extremely beneficial. The original relationship was based on mutual need. Firstronic needed a strong EU footprint to reassure customers desiring the flexibility to implement a regionalized manufacturing strategy that it could accommodate them across all regions. Lacroix needed a strong North American and China footprint for the same reasons. Firstronic had the North American footprint, and its joint venture partner Maxway provided the China footprint. In short, there were no redundant facilities, and the combined facility locations aligned with customer support preferences. (Maxway remains a shareholder and a valued partner in the combined entity.)

There was also alignment in industry focus. Firstronic’s focus has been automotive, industrial and medical. Lacroix targets industrial automation, home and building automation, civil avionics and defense, and healthcare. From a capabilities perspective, Firstronic’s approach to Lean manufacturing and operational metrics was attractive to Lacroix. Lacroix’s larger size and associated economies of scale were attractive to Firstronic. Lacroix also added design engineering capabilities to the mix.

However, the largest benefit has been the time the teams have had to develop processes to work together. When an M&A transaction happens on a short timeline, integration has a learning curve that customers

continued on pg. 37
Proper PCB Layout – DDR2, 3, 4, etc.

Rick Hartley
R Hartley Enterprises

$175

Limited seating, register today!

pcb2day.com

Professional Development Certificate included!
Covid Class Creations

The PCB East keynoter gives a roundup of innovative technologies to come out of the pandemic.

**WE HAVE GONE** where no mask has gone before! The Printed Circuit Engineering Association (PCEA) held its first regional conference and exhibition in Marlborough, MA, in April.

A resurrected PCB East drew attendees from as far as the West Coast and Florida. There is nothing like in-person contact. The social aspect of networking has been missing for far too long. The enthusiasm of the attendees bodes well for future face-to-face regional gatherings.

It was great to see so many old friends in the real world, while meeting new young engineers and entrepeneurs such as Yitzi Ehrenberg and David Kanarfo-gel of Conformant, who have developed a new additive circuit process based on an innovative CVD system.

IPC and retired industry legend Dr. Laura Turbini joined many notable attendees, including Dr. Hayao Nakahara, Anaya Vardya, John Vaughan, Chrys Shea and Peter Bigelow, president of the SMTA Boston Chapter.

The many design and engineering programs conducted during the three-day meeting and exhibition by such experts as Susy Webb, Rick Hartley and Steph Chavez brought attendees up to date.

In step with the expanding revolution of 3-D printing offering the ability to create previously unimaginable structures by the precision dispensing of a variety of conducting and insulating materials, Dr. Jaim Nulman of the AME Academy stirred our imaginations with a two-hour introduction to 3-D additive manufactured electronics.

During my keynote “From Possibility to Reality,” I discussed new and emerging technologies from Israel, Germany, the US and Japan. The image of a rocket spike created by Hyperganics’ algorithmic engineering platform that used AI to design and print the complex part amazed a full lecture hall. The detailed combustion chambers, which can only be created by software, ensure it doesn’t overheat.

The theme was Covid Class Creations: products and processes developed, improved, modified and introduced during the pandemic. A number of new products under advanced development or on the verge of commercialization not yet seen in the marketplace were presented.

Luminovo’s rapidly growing software suite for PCB design and manufacture, not yet available in the US, drew a lot of attention. Among its features is one that can calculate and predict design violations. It also calculates supply chain risk assessments.

Averatek’s A-SAP process (semi-subtractive process, or SSP, by some) allows the design and fabrication of 25µm lines and spaces, illustrated by a part produced at American Standard Circuits, as was Rogers’ new resin for 3-D additive manufacturing (by spray) that resulted in printable and plateable parts.

Atotech’s new electroless – yes, I said electroless, not immersion – tin process was intriguing! The process did not dissolve copper from the base plated, is not dependent on its position in the periodic table in reference to the metal(s) – usually copper – and did not stop depositing when the base was sealed. Therefore, no dissolved copper contaminates the solution. The company also introduced a new oxide replacement for MLB manufacture, which left a smoother surface for HF and VHF needs.

As we contemplate new materials for 5G and 6G... continued on pg. 39
Reasons to Go Beyond the PCB Constraints

Keeping some margin on the table increases the chances of immediate success and leaves a little bit for later.

THERE ARE MANY more ways to constrain a PCB layout than when I started my journey as a semi-intelligent designer. Guardrails were put in place to smooth transition into fabrication once the layout is completed. The other thrust of newer rules concerns the shrinking timing budget of our digital interfaces, particularly the memory banks.

We have so many aspects we can control that it can be tempting to disable or ignore some of them. That is a completely rational choice to make. New features take time to learn and implement. It may not be so easy to get everyone on board for a new feature or a whole new iteration of the software.

I remember getting buy-in to move up to a different whole number revision of the ECAD tools by reminding the team we didn’t have to use any of the new features and could go on using the tool exactly as before. It’s easy to get comfortable with what you have if that gets the job done to everyone’s satisfaction.

What we do is observed by many of the people around us. A narrow focus ends with the various EEs and your management team. Truly satisfying everyone takes a much wider view of the situation. Who is watching? Practically the whole company – and then some.

We also serve the document control group with cohesive data in terms of names and descriptions that match what is established by the system. Purchasing has to bear the brunt of the flurry of technical questions when our documentation or design work is not up to standards. The PCB fabricator’s CAM team has to create the phototools from the geometry we provide. What they may have to do in the name of global micro-editing might surprise you. The manufacturing engineers have to automate the process of attaching and soldering the components to the board with a high yield. The test team has to bring up and debug the prototypes while working out a test plan for mass production. In final assembly, or second-op, hands are laid upon the completed board, and it is installed wherever it may have to go. Regulatory, quality, reliability, sales, marketing and other technical and non-technical groups depend on our skillful use of tools we have been given to do our jobs. Last on the list but first in priority, the true owners of the design are our end-customers.

All these people, along with the company’s shareholders, have a stake in what we do every day. Someone approved the purchase of these CAD tools based on the promise that it would enable a smooth evolution from concept to fully realized product. These end-to-end solutions are typically tied to whatever the chip team uses for the silicon, if you happen to be part of a company that has its own chipset. The onus is on us to make the most of the tools with which we are provided to make that vision come true. To do that, we have to get inside the PCB factory and analyze how materials flow through and are combined in the process.

The imperfections of layering: The cake is a lie! One of the first things to consider is layer-to-layer misregistration. No factory can consistently replicate what we have on our screens. If it could, we would not need a capture pad on the via. The drill and all the artwork would lay up perfectly, and that is not the case. The drill does not hit the exact spot over and over, and every layer of the board varies in its precise location (registration) with respect to the others.

Unless the PCB is Class III, it is designed to permit...
the drill enough positional leeway to miss the center of the pad by enough that it winds up with 25% of the hole outside of the copper area. Even if every layer has that kind of breakout in a different direction, that is still an acceptable board according to IPC standards for Class II PCBs.

An industry standard via hole is 8 mils (0.2mm) with an 18-mil pad. That’s plus five-thousandths all the way around in a perfect world. First, we consider the drill tolerance, and note it has to start out larger than the finished hole because the fabricator has to add a minimum amount of plating to the barrel of the via. That plating takes up one of the 5 mils we have to play with.

Account for drill size (+0.003/-0.018) and location accuracy (+/-0.003) over layers of naturally mis-registered artwork, and the 18-mil pad is not enough to contain it all. This is an important point, so let me put it another way: Simply deleting the capture pad on a layer does not mean the drill won’t require the same amount of metal pullback from the circuit pattern as if the via’s pad were left in place.

Deleting nonfunctional pads does not create space. While doing so might look better to the signal integrity simulator, those nonfunctional pads serve a function. They help anchor the plating in the via. Plating down into little mechanically drilled holes isn’t easy. Most board designers have had a call from a vendor who wanted to discuss reducing the minimum plating requirement for the via walls, even though we’re using standards.

Knowing we have to account for the slop in the process is the first step to glorious results. The anti-pad or via-to-shape rule is one of those places in which I’ve seen designers try to cut corners. Tightening that up ignores the bulge in the via’s pad permitted by the drill tolerances. One of the things we’re advised to watch out for is routing over a void.

Monte Carlo simulations: Gaming the system. We could come up with random numbers that permit natural variation of the location of the relevant ground planes and their adjacent layer traces. A worst-case scenario on one layer meets a worst-case scenario on the next layer very rarely in the real world, but it happens.

By worst case, I mean as far out of specification a layer can be while still meeting the misregistration requirements set forth in the design. If we could have tooling holes with plus/minus zero on both size and positional tolerance, this stuff would be easy, and our monitor would depict the actual nature of the boards. Of course, even non-plated holes have their tolerances. For this reason, I like to have a little more of a buffer around the via on the trace layers. Where possible, using a via-to-line spacing rule that is a little more than the via-to-shape rule will keep the trace from ending up over a void when accounting for misregistration. You can use the same value for both, route everything and never see a design rule violation.

In our imperfect world, that is a recipe for routing over those voids by just a little. When you look at simulations of a high-speed line running next to a void, the EMI fields will be more prominent near the broken plane. Tiny discontinuities add up, especially with analog designs. Higher bit rates start to look like RF traces too, so no one is safe from natural variation.

Parallelism and crosstalk. Running traces in parallel causes crosstalk. Using the minimum manufacturable spacing is fine over the short haul. Even a little bit more space means a lot. I just finished a board where I used 5-mil traces for the default non-impedance-controlled line width, then changed all of them to 4 mils once everything was routed. Four mils is enough width for innerlayers, while reducing the metal, and thus the amount of overall radiation of the system. Going from 5 to 6 mils on the air gap reduces crosstalk considerably, since crosstalk is a squaring function rather than a linear one. A little space goes a long way.

Emissions and susceptibility, the two tenets of desense, are both favorably impacted by this approach. Down the road, that cumulative space will not be wasted. Going that extra mile also preserved a tiny bit of open space that could be taken on Rev 2, where it seems inevitable we will add a signal somewhere among those traces where there is just enough extra air gap – and then some.
Eliminate slow, costly test fixturing for PCBAs with the automated flexibility of TAKAYA Flying Probe testing.

It’s the best choice for high-mix assembly. No high costs and needless delays. ECOs? No problem - no new fixture is needed, just a simple programming change.

Plus, TAKAYA has the full path to complete flying probe test automation with 4.0 level line integration, communications, and near-zero operator assistance.

- Ultimate Flexibility for High Mix, Medium Volume Assembly
- No High-Cost Fixturing
- Fast ROI
- Single or Double-sided PCBAs
- Shipped from/serviced in the U.S. by TEXMAC USA.

Find out more. Visit www.texmac.com/takaya today.
Onshoring and Second Sourcing

The current difficulties call for a more strategic approach to arranging our global supply chains.

THE SUPPLY CHAIN chaos in the aftermath of the pandemic has highlighted the risks associated with globalization. As a phenomenon, globalization has served many of us well. Its ideological opponents, however, see today’s situation as justification for its demise. There is no denying current events have highlighted shortcomings. We would be foolish not to learn and adapt.

I’ve addressed the subject of onshoring as a potential antidote to globalization many times in the past. Arguably, now, the idea makes more sense than ever. On the face of it, shorter supply chains promise some protection against the unpredictability of today’s world. Hot on the heels of the pandemic, we now have the Ukraine crisis, and there is the fallout from Brexit, which has made for difficult and time-consuming trade between the region’s most influential economies. One major obstacle to the return of onshoring is essential indigenous-supporting industries have been largely swept away as activities have migrated offshore, taking expertise and investment with them. The conditions that caused and drove the offshoring remain in place, perhaps masked by current logistical difficulties. Accessing the data needed to move manufacturing activities from an established location is another barrier to reshoring.

If replacing globalization is not practicable, then arranging protection against its disadvantages is surely a sensible move. We might forgive ourselves forgetting this wisdom during the long period of relative peace and stability we have enjoyed in the West, probably since the end of World War II. Logistics is a major aspect of our business, which is to supply high-value materials. Without good logistics, there is no way to deliver, and without a delivery mechanism, there is no business. Keeping the supply chain simple, with as few external partners as possible, has protected against many problems over the past few years. The more partners there are in any supply chain, the more difficult it becomes to control, and the greater the risk that a link will fail.

Now, after the pandemic and while critical resources like shipping are still struggling to return to their normal places and routes, we have the Ukraine crisis. We have not yet felt the full effects of this. Some lead times for important materials in PC fabrication have increased to a year, which seriously challenges companies’ ability to control deliveries to customers. A large proportion of important natural resources, such as titanium and lithium deposits, are found in Ukraine. Forty percent of the world’s palladium, which is used in catalytic converters, is mined in Russia – and is no longer accepted in leading bullion markets. This alone could seriously impact Europe’s car producers, which, of course, are dependent on other materials heavily influenced by Russian suppliers, such as steel.

I believe we will not feel the full impact of the Ukraine crisis for some time. However, the effect will be significant. Other less high-tech industries are also affected by the disruption to materials supplies. Ukraine supplied about 25% of all clay consumed by Italy’s ceramics industry, which had already been struggling with sharply rising gas prices at the onset of the conflict. To use sources from other locations, the ceramics engineers will need to modify their mixes. There are always imaginative reworkings of products and ideas, as industries deal with externally imposed changes. Our shared industrial heritage is all about adaptation in the face of adversity. However, workable alternatives often take time to conceive and implement.

This raises the question of second sourcing as a means of protecting against shortages in critical parts and materials. This is a sensible idea companies often do not enact simply because it is difficult, time-consuming, potentially more expensive, and, under most foreseeable circumstances, not needed. I remember when the earthquake and tsunami of 2011 in Japan caused an industry-wide shortage of a specialty pigment that was manufactured only in a single plant, which happened to be in the affected region. It was a strange problem, largely unforeseen, that had unexpectedly serious – although entirely predictable – consequences.

The problems we are all experiencing right now will likely continue for some time, so the need for a second source may become increasingly apparent as the crisis continues, but now is not a great time to be desperate for a rare commodity.

As an industry, if we are to remodel our global supply chains to be more resilient and provide protection against future disasters, we may benefit from developing easy and cost-effective approaches to arranging a second source.

Of course, making large changes also requires investment, which requires a worthwhile return for investors. So, if reshoring some of the industry’s key activities were to make sense from a political or ideological standpoint, or for environmental reasons, there are substantial practical justifications for reshaping and ruggedizing the structures we have.
Where is My Flex?

When designing a rigid-flex, start with flex in the middle of a stack-up and move outward.

YOU’RE DESIGNING A new rigid-flex. Devices are getting fanned out, via structures defined, and layer count is becoming clearer. You have determined how many flex layers you need from rigid section to rigid section. There are competing considerations on how those flex layers are configured: foil and dielectric thickness, bonded or unbonded, and where they will be in the stack-up of layers. All this impacts flexibility and how the part will bend in the installed application.

For today, let’s concentrate on where the flex layers land in the stack-up and the effect that can have on manufacturing and end-application use. Several strategies have rational logic and can be successful in select situations.

The most common and lowest impact is to place the flex at the middle of the stack-up. There are several advantages. First, it permits symmetry of the stack-up. Symmetry provides the opportunity for the flattest stack-up with the least tendency for bow and twist. This is more and more critical as component pitches get denser, and the size of BGAs and FPGAs gets larger. This is also the easiest to fabricate with the lowest cycle time, resulting in the lowest cost. If you can put the flex in the middle of the stack-up, this is the best option.

In some cases, the flex needs to be a little offset from top to bottom. For example, maybe you only want one or two rigid layers before you get to the flex, but then on the bottom you need four layers for the remainder of the design. Maybe you needed to do this to get some sensitive signals down the flex with the minimum amount of via distance and stub length. This is usually fine. There may be some increased tendency for warp, but it should be manageable.

In other cases, flex layers are moved close to the top or bottom of the stack because they may move the bend radius inward or outward. While this is true, it may only change the bend radius by 0.010” to 0.050”. Hopefully the safety factor of the design is not so slim that this is the only option to achieve an acceptable solution. Depending on the total thickness on one side versus the other, this can result in warpage. Differential contraction of the materials during cooling after lamination causes this warpage. In many cases, this will impact assembly such that the surface of the panel is sufficiently warped, and solder joints are compromised. Without some post-processing (re-lamination), the part may not meet bow-and-twist requirements. Or if it does, it may warp during SMT assembly. I have seen cases in which the warpage was so severe we could not finish processing the circuit panel fabrication. We could not lay it down on a drill or send it through wet process equipment.

Another design strategy is to place the flex at the outer layer(s), like in FIGURE 1. While this can be done, it requires some technical consideration. For starters, using this example, there will be distortion of the flex material at the rigid to flex transition. Since there is no prepreg between layers four and five, the flex substrate for layers five and six will follow the topography above it. If layer six has traces that span from the rigid-to-rigid section, the conductors will distort as well. In some cases, when the traces are narrow, they may be prone to etch flaws, lowering yield. Resist coating, imaging and etch are affected by this distortion. Conductor distortion may also lead to assembly failures, if those conductors are bent tightly or are under strain. They may be more prone to cracking.

Additionally, these types of designs cannot have through-vias that are filed and capped. This is because the planarization operation will almost certainly damage layer six and the associated substrate.

On the flip side, this type of construction does have an advantage from a conductive anodic filament (CAF) point of view. If the design has sub-0.8mm-pitch packages, and microvias are used from layer six to five, there is no risk of CAF between these vias, as the polyimide flex substrate has no weave; thus, it is not susceptible to CAF.

A variation on this theme involves the outermost layer as part of a flex core, but it only has copper features in the rigid regions of the board. Using Figure 1, layer five still has conductors in the flex and rigid regions, but layer six only has features in the rigid...
The Printed Circuit Engineering Professional curriculum teaches a knowledge base and develops a competency for the profession of printed circuit engineering layout, based on current technology trends. It also provides ongoing reference material for continued development in the profession. The 40-hour course was developed by leading experts in printed circuit design with a combined 250 years of industry experience and covers approximately 67 major topics under the following headings: Basics of the profession, materials, manufacturing methods and processes; circuit definition and capture; board layout data and placement; circuit routing and interconnection; signal-integrity and EMI applications; flex PCBs; documentation and manufacturing preparation; and advanced electronics (energy movement in circuits, transmission lines, etc.).

Class flow: Books sent to students prior to an instructor lead review. This is followed by an optional exam with a lifetime certification that is recognized by the PCEA Trade Association.

The course references general CAD tool practices and is vendor-agnostic. Instructors include Mike Creeden, CID+, who has over 44 years of industry experience as an educator, PCB designer, applications engineer and business owner; and Tomas Chester, P.Eng., CPCD, who has designed over 100 circuit boards through all phases of the product lifecycle, and managed a variety of multifaceted, interdisciplinary projects, from simple interconnect designs to complex microprocessors.

For Information or Registration: https://pcea.net/pce-edu-design-engineer-curriculum/

Upcoming Class Openings: More added each month!

July 11-15
# Printed Circuit Engineering Professional

## Table of Contents:

### Chapter 1: Professional Overview
1.1 Printed Circuit Engineering Layout Overview – Profession overview
1.2 Basic Fabrication of a Printed Circuit Board – Materials and construction
1.3 Basic Assembly of a Printed Circuit Board – Materials and process
1.4 Basic Electronics in a PCB – Fundamental understanding and concepts
1.5 Basic Printed Circuit Engineering Layout Overview – Layout process
1.6 Project Management (PM) – Enabling project success and accountability
1.7 Communication – Throughout the process

### Chapter 2: Circuit Definition & Capture
2.1 Libraries to Bill of Material (BOM) – Integrated library: symbols, land patterns
2.2 Surface Mount and Thru-Hole Technology – Components and process
2.3 Schematic Types and Conventions – Functional, logic, flat and hierarchal
2.4 Schematic Symbol Placement – Orderly circuits improve comprehension
2.5 Schematic Review – Complete and accurate
2.6 Circuit Board Types – Rigid, Flex and Printed Electronics
2.7 IPC – MIL Standards and Specifications – Reference listing of standards
2.8 Verification, Testing, Compliance & Qual. Assurance
2.9 Mechanical Board Information – Physical requirements
2.10 Database Links and Iterative Data Exchange – Development iterations

### Chapter 3: Board Layout Data & Placement
3.1 Board Parameters Set-up – CAD – Environment
3.2 Stackup Design – Z-Axis relationship
3.3 Constraints and Rules – Define and implement accurate reliability
3.4 Placement for Assembly – Performance and buildability
3.5 Placement of Components – Solvability, performance, and manufacturing
3.6 Schematic Driven Placement – Cross-probing
3.7 Placement Dense Digital Circuits – (LSI) Large Scale Integration
3.8 Placement Power Delivery – Source, distribution, and usage
3.9 Placement Mixed Circuit (RF/HSD) – Together
3.10 Placement Review Milestone – Approval for routing

### Chapter 4: Circuit Routing & Interconnection
4.1 General Overview of Routing – Fundamental parameters
4.2 Routing Dense Digital Circuits – Modular approach
4.3 Routing with Signal Integrity Applications – Managing energy fields
4.4 Routing Power Delivery – Source, Distribution, and Usage
4.5 Routing RF Circuits – Managing dissipation and loss
4.6 Routing Review Milestone – Approval of routing

### Chapter 5: Flex Printed Circuits (FPC)
5.1 Flex and Rigid-Flex Technology – Overview and Introductions to FPC
5.2 Flexible Printed Circuit Types – IPC definition
5.3 Flexible Circuits Applications – Industry sectors and usage
5.4 Materials for Flexible Circuits – Properties and process
5.5 Design Start Considerations – Physical and electrical
5.6 FPC Stackup Constructions – Usage and process
5.7 Flex Design Practices – Physical and electrical aspects
5.8 Production Process Consideration – Process flow
5.9 Conductive Surface Finishes – Overview of types and process
5.10 Stiffeners – Types and applications
5.11 Shielding Material – EMI and EMC considerations
5.12 Design for Manufacturability and Assembly – Unique concerns building FPC

### Chapter 6: Documentation & Manufacturing Preparation
6.1 Documentation Overview – Prepare for the final design effort
6.2 Resequencing Reference Designators – Back-annotation
6.3 Silkscreen – Providing visual intelligence
6.4 Industry Standards – Design, document and build compliance
6.5 Post-processing Procedure – Know what to expect at your company
6.6 Manufacturing Deliverables – Documentation
6.7 Fabrication Drawing – Instructions to fabricate the bare board
6.8 Assembly Drawing – Reference drawing used to assemble the PCA
6.9 Schematic Database and Drawing – Circuit capture and BOM origin
6.10 Bill of Materials (BOM) – Controlling document
6.11 Final Deliverables – Formats and creation process
6.12 Transfer to Manufacturer – Manufacturing interface

### Chapter 7: Advanced Electronics, EM Applications
(During the review class only cursory coverage of Chapter 7 will be provided due to the advanced nature of this content.)
7.1 Energy Movement in Circuits – EM Theory
7.2 Critical Frequencies in Circuits on PC Boards – Frequency and Rise Time (Tr)
7.3 Transmission Lines in PC Boards – Relational nature in electronics
7.4 Understanding Impedance of Transmission Lines – Modification from layout
7.5 Impedance Control of Transmission Lines – Controlling impedance in layout
7.6 Controlling Impedance of Digital ICs – Controlled and set to specific values
7.7 Controlling Noise Margin – Critical lengths understanding
7.8 Crosstalk and Cross-coupling – Capacitive and inductive coupling
7.9 Controlling Timing of High-speed Lines – Timing matched, not length
An ideal digital interconnect is a lossless transmission line with characteristic impedance and phase delay flat over the signal bandwidth and termination resistors equal to the characteristic impedance. In such interconnect, bits generated by a transmitter would flow seamlessly into the receiver with no limits on the bit rate. Such a utopian transmission line exists only in our imaginations and textbooks. The physics of our world prohibit it. One way to describe “what happens to the signal on the way to a receiver?” is to use the balance of power that can be written for the passive interconnect as follows:

$$P_{\text{out}} = P_{\text{in}} - P_{\text{absorbed}} - P_{\text{reflected}} - P_{\text{leaked}} + P_{\text{coupled}}$$

This is frequency domain over the bandwidth of the signal.\(^1\) \(P_{\text{out}}\) is the power delivered to the receiver, and \(P_{\text{in}}\) is the power delivered by transmitter to the interconnect. All other terms in the balance of power equation describe the signal distortion.

The formula above expresses all we need to know about the interconnects. (It should be “cast in granite.”) As they say, “a formula is worth a thousand words,” almost literally in this case. To understand it, imagine the interconnect system as a multiport with the transmitter at port 1, receiver at port 2 and multiple other ports for links coupled to the link connecting port 1 and 2 and terminations to real impedance (not necessarily identical at all ports) – something like this below, together with the definition of waves and scattering parameters (or S-parameters):

- \(P_{\text{in}}\) is power delivered into the interconnect by transmitter: \(P_{\text{in}} = |a_1|^2 \text{[Wt]}\); \(|a_1|\) is magnitude of the incident wave at the transmitter end or port 1;
- \(P_{\text{out}}\) is power delivered to the receiver: \(P_{\text{out}} = |b_2|^2 \text{[Wt]}\); \(|b_2|\) is magnitude of the transmitted wave at the receiver end port 2, assuming \(|a_1| \neq 0\) and no incident waves on the other ports \(|a_k| = 0\) for all \(k \neq 1\);
- \(P_{\text{absorbed}}\) is power absorbed by dielectrics and conductors (more below);
- \(P_{\text{reflected}}\) is power reflected back to the transmitter: \(P_{\text{reflected}} = |b_1|^2 \text{[Wt]}\); \(|b_1|\) is magnitude of reflected wave at the transmitter end, assuming no incident waves on the other ports \(|a_k| = 0\) for all \(k \neq 1\);
- \(P_{\text{leaked}}\) is power leaked into the other coupled interconnects, modes and possibly into the power distribution network (PDN) and into free space (radiated): \(P_{\text{leaked}} = \text{sum}(|b_k|^2 \text{[Wt]}\), \(k \neq 1,2\); \(|b_k|\) are waves transmitted to the ports of the coupled interconnects; \(|a_k| = 0\) for all \(k \neq 1\);
- \(P_{\text{coupled}}\) is power gained from the other coupled interconnects, modes, PDN and free space: \(P_{\text{coupled}} = |a_1|^2 + |a_2|^2 \text{[Wt]}\); \(a_1 = 0\), \(a_2 = 0\), \(a_k \neq 0\) for all other \(k\).

Let’s examine those terms further. First, let’s assume the link is localized somehow – no coupling or \(P_{\text{leaked}} = P_{\text{coupled}} = 0\). It is hard to do for the real-life open waveguiding systems such as PCB or packaging interconnects but is close to reality for properly designed interconnect systems. The remaining balance of power is:

$$P_{\text{out}} = P_{\text{in}} - P_{\text{absorbed}} - P_{\text{reflected}}$$

What can we learn from this simple expression? \(P_{\text{out}}\) characterizes the transmitted signal and includes signal distor-
tions from absorption or dissipation\textsuperscript{2}, as well as from all kinds of reflections. This is important to know. If more power is reflected or absorbed, then less power is delivered to the receiver. That means more signal degradation or distortion. It is a little more complicated with the complex termination impedances. So, let’s stay with the real termination impedances; the “black box,” can take everything in. (It is not a simplification or approximation because all reactive parts of the termination impedance can be easily embedded into S-parameters.)

$P_{\text{out}}$ can be expressed as insertion loss (IL, positive number) in dB as follows:

$$IL = 10 \cdot \log \left( \frac{P_{\text{in}}}{P_{\text{out}}} \right) \text{[dB]}$$

This is by definition. We can rewrite it with the magnitudes of the multiport waves as follows:

$$IL = 10 \cdot \log \left( \frac{|a1|^2}{|b2|^2} \right) = -20 \cdot \log \left( \frac{|b2|}{|a1|} \right)$$

$S_{21}$ is the transmission parameter – transmission from port 1 to port 2. The insertion loss is negative magnitude of the transmission parameter $S_{21}$ in dB.

$P_{\text{absorbed}}$ characterizes all power losses to heat the materials (inevitable contribution to the increase of entropy). It can be expressed as follows (no coupling):

$$P_{\text{absorbed}} = P_{\text{in}} - P_{\text{out}} - P_{\text{reflected}} = |a1|^2 - |b2|^2 - |b1|^2 \text{[Wt]}$$

This is a useful formula, in case you want to evaluate the absorbed or leaked, if leaks are modeled with the absorbing boundary conditions, for instance.

$P_{\text{reflected}}$ characterizes the reflections and can be expressed as the return loss (RL, positive number) in dB as follows:

$$RL = 10 \cdot \log \left( \frac{P_{\text{in}}}{P_{\text{reflected}}} \right) \text{[dB]}$$

Again, this is by definition. We can also rewrite it with the magnitudes of the multiport waves as follows:

$$RL = 10 \cdot \log \left( \frac{|a1|^2}{|b1|^2} \right) = -20 \cdot \log \left( \frac{|b1|}{|a1|} \right)$$

Here $S_{11}$ is the reflection parameter – reflection at port 1. The return loss is negative magnitude of the reflection parameter $S_{11}$ in dB.

The absorption or dissipation losses in dielectrics and conductors were recently discussed.\textsuperscript{2} Such losses are inevitable but can be effectively mitigated at the stackup planning stage; selection of dielectric and conductor materials and stackup geometry defines the maximal possible communication distance for a particular data rate and power required to transmit the signal.

Considering the reflections, they can be further separated into the following three categories:

1. Reflections from mismatch of transmission line impedance and terminations\textsuperscript{3}
2. Reflections from single discontinuities: transitions, vias, AC caps, length compensation structures and gaps in reference plane, etc.
3. Reflections from periodic discontinuities: fencing vias and cutouts, fiber-weave effect, etc.

Item 1 was discussed.\textsuperscript{3} The most important thing for understanding the reflection is the formula for reflection parameter from a segment of transmission line with complex propagation constant $\Gamma$, characteristic impedance $Z_c$ and length $l$ terminated with $Z_0$:

$$S_{11} = \left( Z_c - Z_0^2 \right) \left/ \left( Z_c^2 + Z_0^2 + 2 \cdot Z_c \cdot Z_0 \cdot \text{c/th}(\Gamma \cdot l) \right) \right.$$  

EQ. 1.

The reflection reaches the maximal values at frequencies where the transmission line length is the quarter of wavelength in line (Lambda) or Lambda/4+n*Lambda/2 in line. (See definitions.\textsuperscript{3}):

$$\max(S_{11}) = \left( Z_c^2 - Z_0^2 \right) \left/ \left( Z_c^2 + Z_0^2 + 2 \cdot Z_c \cdot Z_0 \cdot \text{th}(\alpha \cdot l) \right) \right.$$  

EQ. 2.

Here $\alpha$ is the attenuation constant that increases with the frequency.\textsuperscript{2} This is another remarkable formula; the reflections are smaller for lines with more losses (greater $\alpha$) and at higher frequencies.\textsuperscript{3} The last part is valid only if there are no discontinuities. It makes everything clear with the choice of characteristic impedance; the closer $Z_c$ to the termination impedance $Z_0$, the lower the reflections. A link with $Z_c = Z_0$ would be the best link, if it would be possible to design and build it like that. What prevents us from doing so are all kinds of transitions. In reality, some parts of interconnects look like and can be modeled as the transmission lines. There are also transitions between the transmission lines: packages, connectors, via holes, length compensation structures, AC coupling capacitors, transitions between the transmission lines of different types or with different cross-sections. Accurate analysis of a complete link with the discontinuities usually requires validated software with 3-D electromagnetic analysis capabilities.

Before providing examples of such numerical analysis, let’s write a couple of practical formulas for qualitative and quantitative analysis of the reflections from the discontinuities. The first formula is for the input impedance of a transmission line segment loaded with $Z_L$ impedance as follows:

![Figure 2. A formula for the input impedance of a transmission line segment loaded with $Z_L$ impedance.](image)
It can be easily derived starting with the exponential expansion by setting the boundary conditions on the right side. The formula for the impedance can be used recursively starting from the receiver by including discontinuities in a transmission line that have expressions for the impedance: capacitances, inductances or combinations, stubs and so on. All you need to know is how to connect the complex impedances in parallel and in a series. As soon as we know the input impedance of the link at the transmitter side, the reflection parameter can be computed as follows:

$$S_{11} = \frac{Z_c - Z_0}{Z_c + Z_0}$$

EQ. 3.

Note this is exactly the same value as the reflection coefficient usually designated with Gamma. There are no differences in this context. The formula can also be inverted, to compute $$Z_{in}$$ from the reflection parameter.

Now, let’s examine a few cases. First, if $$Z_L = Z_c$$ then $$Z_{in} = Z_c$$, and the reflection parameter is $$S_{11} = (Z_c - Z_0)/(Z_c + Z_0)$$. This is reflection from the ideally terminated transmission line segment or from the infinite transmission line. It correlates well with the $$S_{11}$$ provided earlier for the transmission line segment with the infinite length. (cth is the unit in this case.) Another limit case is $$Z_L = infinity$$. This is an open-circuited segment of transmission line. In this case, $$Z_{in}$$ is simple:

$$Z_{in} = Z_c \cdot cth(\Gamma \cdot l)$$

EQ. 4.

What can we learn from this in the context of interconnects? They can be used to model and explain the effect of stubs. The first order approximation for a via hole discontinuity is a transmission line model. If a via is going through all stackup layers, but connects only one surface layer with an interior layer, for instance, the remaining part of the via is a stub connected in parallel to the link. If stub length is a quarter of wavelength in a corresponding equivalent transmission line model, we have input impedance of the stub as follows:

$$Z_{in} = Z_c \cdot sinh(\alpha \cdot l)$$

EQ. 5.

It is zero if alpha or attenuation is zero. That means it short-circuits the link. With zero $$Z_{in}$$, the reflection is $$S_{11} = -1$$. It doesn’t matter what the other parts of the link look like. Never let it happen at the frequencies close to the Nyquist frequency! It is all transmission line trigonometry.

After having fun with the formulas and the limit cases, let’s analyze a couple of ideal discontinuities first. The analysis can be done with the formulas as well (a good exercise), but it is much easier to do it with the software: Simbeor in this case. A 0.1pF capacitor connected in parallel into a segment of an ideal 50Ω transmission line (yes, ideal transmission lines exist in the software as well) will have a magnitude of reflection (left graph, left axis, red line) and phase of reflection (left graph, right axis, brown line) (FIGURE 3).

Time-domain reflectometry (TDR) is also shown on the right plot. It is much easier to recognize the capacitance on the TDR plot as the “capacitive” dip. The TDR is computed here directly from the frequency-domain response with 40ps Gaussian step function.

Next, let’s take a look at 0.25nH inductance connected in a series into the same ideal 50Ω transmission line segment (FIGURE 4).

The frequency-domain reflection magnitude shown in blue on the left graph is exactly as the reflection from the capacitance. (The values are intentionally selected to have it like that.) However, the phase is different, though difficult to conclude something from, and the TDR shows a clear “inductive” bump.

What if we combine 0.1pF capacitance and 0.25nH inductance as a C/2-L-C/2 circuit? The reflection will go down as in FIGURE 5.

That actually explains how the transmission line works: t-line has both capacitance and inductance with the ratio equal to the characteristic impedance, $$Z_0 = \sqrt{\text{L/C}} = 50\Omega$$, as in this case. Although, the reflections in the frequency domain are small but not zero. This is because the model uses lumped L and C in the middle of continuous transmission line segment, and it behaves as the t-line only at lower frequencies. But TDR with 40ps rise time is almost flat and does not resolve such lumped discontinuity in this case.
Finally, a few practical examples of the electromagnetic discontinuity analysis with validation used in our DesignCon 2020 tutorial. The first example is the capacitive via from the CMP-28 validation platform designed by Wild River Technology (FIGURE 6).

Modeled and measured magnitudes of the transmission and reflection parameters are shown on the left graph, and corresponding TDRs are on the right. The link includes coaxial connectors and launches (inductive bumps at the beginning and end). The reflections in this case are not a showstopper; the link is short, and the added capacitance is not big. It was intentionally capacitive. (See more analysis-to-measurement correlation examples from the CMP-28 platform).

Two other practical examples with the analysis-to-measurement correlation are from the EvR-1 project. (See also app notes #2018_01, 2018_07 and webinar #8 at simberian.com.) FIGURE 7 shows the modeled and measured magnitudes of the differential reflection, transmission parameters and differential and common-mode TDRs for a differential link with two vias from bottom to inner layers with stubs (structure EvR1-C1).

The via stubs almost short-circuited the link at about 20GHz. The reflection parameter (reddish lines with circles) went up, and the transmission parameters (bluish lines with stars) went down around the stub resonance frequency. With the transmission below -30dB, the signal harmonics at those frequencies will not go through. Corresponding differential TDR shows a big capacitive dip at the via location, though it is difficult to conclude from TDR at which frequency the via would destroy the signal. Notice the correlation between the model and measurements is as good as it usually gets. This is because of the “sink or swim” approach.

What can be done to avoid such harmful reflections? Via backdrilling and optimization. FIGURE 8 shows structure EvR1-C2 with the backdrilled and optimized via holes for the transition between the same layers.

The reflection is below -10dB up to 30GHz and no bumps at the location of the vias. The link is as good as it can be for all practical purposes. Note the correlation of smaller reflections is more difficult to achieve because of the manufacturing variations that were also investigated for this particular board.
The bottom line is the reflections, even from a single discontinuity, can destroy your signal. But the effect of the major discontinuities can be predicted with validated models before the board is designed (pre-layout analysis) and must be predicted after the board is designed and before it goes into manufacturing (post-layout analysis).

REFERENCES

YURIY SHLEPN EV is president and founder of Simberian (simberian.com), where he develops Simbeor electromagnetic signal integrity software. He has a master’s in radio engineering from Novosibirsk State Technical University and a Ph.D. in computational electromagnetics from Siberian State University of Telecommunications and Informatics. He was the principal developer of electromagnetic simulator for Eagleware and a leading developer of electromagnetic software for the simulation of signal and power distribution networks at Mentor Graphics. His research has been published in multiple papers and conference proceedings; shlepnev@siberian.com.

Focus on Business, continued from pg. 22

often see played out in service anomalies. Comparatively, the teams have been working together for more than four years. There have been joint NPI efforts for customers using multiple facilities, so that process is already well understood. When Firstronic added equipment during that timeframe, they considered Lacroix’s focus on Industry 4.0 automation strategy, in addition to customer requirements. At a systems level, there is enough compatibility to take a measured approach to any change. While Firstronic’s ERP system will likely change to Lacroix’s platform, at least for financial reporting purposes, Lacroix is evaluating Firstronic’s MES as a potential company-wide standard. In short, the integration process is likely to enhance the customer experience in terms of service delivery, since post-transaction Firstronic’s customers have greater access to design engineering resources and the support capabilities found in a much larger entity.

From an economies of scale perspective, the combined entity has climbed to number 43 on Manufacturing Market Insider’s Top 50 EMS list, and Lacroix has achieved its goal of becoming the largest French EMS provider. Firstronic’s long-term approach to laying the groundwork for its lead investor’s eventual exit has achieved all the objectives of a traditional M&A transaction, with none of the learning curve issues of a fast transaction. Customers are seeing expanded capabilities and the economies of scale that come with a Tier 2 EMS company, without the growing pains that growth would bring if it happened organically. Financially, the acquisition has been immediately accretive to Lacroix. It is a win-win for all parties.

The concept of succession planning within management teams is well established to ensure continuity within an organizational hierarchy. The concept of succession planning in terms of this type of organizational evolution is not well developed in the EMS industry. The Firstronic-Lacroix transaction demonstrates the organizational and customer benefits that can occur with a longer-term approach to exit strategy planning.
To keep a good high-speed signal quality from driver to receiver on a PCB is not an easy task for designers. One of the most challenging issues is managing the propagation delay and relative time delay mismatches. To manage the time delays, we need to know how to calculate trace length from time delay value to implement the PCB trace routing accordingly. Here’s the process:

According to physics, electromagnetic signals travel in a vacuum or through the air at the same speed as light, which is:

\[
V_c = 3 \times 10^8 \text{M/sec.} = 186,000 \text{ miles/sec.} = 11.8 \text{ inch/}
\text{nano} \text{sec.}
\]

A signal travels on a PCB transmission line at a slower speed, affected by the dielectric constant (Er) of the PCB material. The transmission line structure also affects the signal speed.

There are two general PCB trace structures*: stripline and microstrip.

The formulas for calculating the signal speed on a PCB are given in Equation 1, below:

\[
\text{Signal speed on striplines: } V_s = \frac{V_c}{\sqrt{Er}} \approx \frac{11.8 \text{ inch}}{\text{nano} \text{sec.}} \quad (1a)
\]

\[
\text{Signal speed on microstrips: } V_p = \frac{V_c}{\sqrt{E_{reff}}} \approx \frac{11.8 \text{ inch}}{\text{nano} \text{sec.}} \quad (1b)
\]

*Note: Different microstrip and stripline structures will affect the signal speed but only slightly.

where

\( V_c \) is the velocity of light in a vacuum or through the air.

\( Er \) is the dielectric constant of the PCB material.

\( E_{reff} \) is the effective dielectric constant for microstrips; its value lies between 1 and \( Er \) and is approximately given by:

\[
E_{reff} \approx (0.64 Er + 0.36) \quad (1c)
\]

With those formulas, we know the speed of signals on a PCB is less than the signal speed through the air. If \( Er \approx 4 \) (like for FR-4 material types), then the speed of signals on a stripline is half that of the speed through the air; in other words, it is about 6 in/ns.

Calculating Propagation Delay (tpd)
The propagation delay is the time a signal takes to propagate over a unit length of the transmission line.

Equation 2 shows how we can calculate the propagation delay from the trace length and vice versa:

\[
t_{pd} = \frac{1}{V} \quad (2a)
\]

\[
\text{EQ. 2.}
\]

where

\( V \) is the signal speed in the transmission line.

In a vacuum or through the air, it equals 85 picosec./in. (ps/in).

On PCB transmission lines, the propagation delay is given by (Eq. 3):

\[
t_{pd} \approx 85 \sqrt{Er} \text{ ps/in in striplines} \quad (2b)
\]

\[
t_{pd} \approx 85 \sqrt{E_{reff}} \text{ ps/in in microstrips} \quad (2c)
\]

\[
\text{EQ. 3.}
\]
Case Study

To comply with JEDEC specifications, the maximum skew among all the signals shall be less than +/-2.5% of the clock period driven by the memory controller. All the signals of SDRAM are directly or indirectly referenced to the clock.

In this example, a conventional FR-4 material with a dielectric constant of 4 is used on the PCB with a differential clock rate of 1.2GHz (i.e., 833ps clock period):

**Question:** What is the maximum skew of the trace length for all the signals?

**Answer:**
Max skew in time delay = +/-2.5% of the 833ps clock period = 20.825ps FR-4 Er=4, Ereff=2.92

So, for striplines, the maximum skew should be less than 
+/-((20.825/(85*SQT(4))) = +/-0.1225 in. = +/-122.5 mil.

For microstrips, the maximum skew should be less than
+/-((20.825/(85*SQT(2.92))) = +/-0.1433 in. = +/-143.3 mil.

Keep this information in mind the next time you’re calculating trace lengths; it should make the job a little easier.

**BIBLIOGRAPHY**
2. JEDEC, jedec.org.

LANCE WANG is a solutions architect at the Zuken SOZO Center (zuken.com). He supports the CR-8000 product line, mainly focusing on high-speed PCB design and signal integrity features. When not behind the keyboard or in front of customers, he is a Tom Brady fan and enjoys playing ping pong in his spare time.

What’s Old is New, continued from pg. 24

applications, Isola introduced hybrid laminates, combining PPE with outer layers on FR-4, as well as other combinations. The company also provided data on its new green materials.

Nano Dimension provided information on the progress of its activities to make 3-D ink-jetted printed circuit structures containing passive components, 75µm lines and spaces, and 45° pad-less interconnects between levels with its most recent DragonFly IV system.

PulseForge’s use of photonics to replace IR or laser for soldering permits soldering to curved or flexible surfaces, soldering to PET or paper (e.g., LEDs to flexible substrates), reel-to-reel and soldering batteries to substrates for single-use medical devices. The use of photonics can be used to cure protective coatings or sinter metallic pastes – all in seconds with 75% less power than IR. The company illustrated its activities to develop cycles for BGA assembly. The photonic soldering process reportedly provides fewer voids in SAC alloy joints than conventional thermal processes.

IO-Tech, winner of recent innovation awards at Productronica and Lopex, introduced its unique patented laser system for application of precisely and rapidly depositing type 6 solder spots with resolution of 100µm in diameter and 25µm (or finer) pitch – faster than dispensing 2,000 droplets. I predict fabricators will be challenged to make substrates that take full advantage of this system’s capabilities! Die bonding is another potential application for this system, as deposits are extremely flat. (Roughness is <5µm.) It can print on components for multiple chip stack applications. And, for this application, the system is said to be faster than dispensing 10,000 droplets.

This is only the beginning of a new age in the design and manufacture of electronic packages. It’s difficult to see how the chip shortage problem will be resolved in the near future, as the world’s supply chains are experiencing new disruptions due to the conflicts in Europe. It is also too soon to know how or if active components will be part of the future of additively built constructions.

In the interim, we’ll continue to see more consolidation. There will be more vertical integration. Partnering and cooperation, perhaps even system or facility sharing, will increase.

Even when supply chain issues are resolved, we still need to build new infrastructures for the new designs promulgated by so many new innovations. Then we will need new standards and new tests to determine quality.

Stay tuned! Better yet, join the parade and march forward with your contributions to the developing world of electronic design, manufacture and packaging.
Register by the Early Bird Deadline of **SEPTEMBER 6, 2022** to save up $200 on the 4-day all-inclusive conference pass!

**CONFERENCE:**
October 4 – 7

**EXHIBITION:**
Wednesday, October 5

**SANTA CLARA CONVENTION CENTER, CA**

[PCBWEST.COM](www.pcbwest.com)
GET TO KNOW OUR EXPERTS

IVAN ADUNA
Koh Young
Leveraging CFX-QPL to Integrate Equipment and Create a Smart Factory

DANIEL BEEKER
NXP Semiconductor
Effective PCB Design: Techniques to Improve Performance
Electromagnetic Fields for Normal Folks: Show Me the Pictures and Hold the Equations, Please!
HDI Via Design: Planning the Energy Pipelines

JEFF BERGMAN
NextFlex
Optimizing the Tool Chain from Design Through Manufacturing for Printed Electronics

RALF BRUENING
Zuken
From DC to AC - Power Integrity and Decoupling Primer for PCB Designers, Situation Today and Outlook for the Future

TOMAS CHESTER, P.ENG, CPCD
Chester Electronic Designs
Improving Circuit Design and Layout for Accessibility and Success
The Mechanical Side of PCBs
Dynamic Guidelines for Design with SAP (Semi-Additive Processes)

KEVEN COATES
Fluidity Technologies
How to Fight Magnetic Noise Gremlins
An Intuitive Approach to Understanding Basic High Speed PCB Layout
Cables and Connectors: Design for Signal Integrity (Will They Work?) and EMI
The Mystery of Bypass Capacitors
Heat Management for SMD, LED, and Systems 1W to 50W

STEPHEN CHAVEZ
Siemens
Industry Best Practices for Hardware IP Reuse

JOHN COONROD
Rogers Corp.
Understanding High Frequency Materials Test Methods for Dk and Df

MICHAEL R. CREEDEN CID+
Insulectro
Making Intelligent Material Decisions

TARA DUNN
Averatek
Dynamic Guidelines for Design with SAP (Semi-Additive Processes)

GARY FERRARI
Ferrari Technical Services
Printed Circuit Fabrication Today: A More Complex Process
Where Does Today’s Designer/Engineer Start? Has The Industry Really Changed That Much?

MARK FINSTAD
Flexible Circuit Technologies
Ask the Flexperts—Design-Test with Lessons Learned

RAY FUGITT
DownStream Technologies
The 21 Most Common Design Errors Caught by Fabrication (and How to Prevent Them)

JEFF BERGMAN
NextFlex
Optimizing the Tool Chain from Design Through Manufacturing for Printed Electronics

REGISTER NOW
GET TO KNOW OUR EXPERTS

IVAN ADUNA
Koh Young
- Leveraging CFX-QPL to Integrate Equipment and Create a Smart Factory

DANIEL BEEKER
NXP Semiconductor
- Effective PCB Design: Techniques to Improve Performance
- Electromagnetic Fields for Normal Folks: Show Me the Pictures and Hold the Equations, Please!
- HDI Via Design: Planning the Energy Pipelines

JEFF BERGMAN
NextFlex
- Optimizing the Tool Chain from Design Through Manufacturing for Printed Electronics

RALF BRUENING
Zuken
- From DC to AC - Power Integrity and Decoupling Primer for PCB Designers, Situation Today and Outlook for the Future

TOMAS CHESTER, P.ENG, CPCD
Chester Electronic Designs
- Improving Circuit Design and Layout for Accessibility and Success
- The Mechanical Side of PCBs
- Dynamic Guidelines for Design with SAP (Semi-Additive Processes)

KEVEN COATES
Fluidity Technologies
- How to Fight Magnetic Noise Gremlins
- An Intuitive Approach to Understanding Basic High Speed PCB Layout
- Cables and Connectors: Design for Signal Integrity (Will They Work?) and EMI
- The Mystery of Bypass Capacitors
- Heat Management for SMD, LED, and Systems 1W to 50W

STEPHEN CHAVEZ
Siemens
- Industry Best Practices for Hardware IP Reuse

JOHN COONROD
Rogers Corp.
- Understanding High Frequency Materials Test Methods for Dk and Df

MICHAEL R. CREEDEN CID+
Insulectro
- Making Intelligent Material Decisions

TARA DUNN
Averatek
- Dynamic Guidelines for Design with SAP (Semi-Additive Processes)

GARY FERRARI
Ferrari Technical Services
- Printed Circuit Fabrication Today: A More Complex Process
- Where Does Today’s Designer/Engineer Start? Has The Industry Really Changed That Much?

MARK FINSTAD
Flexible Circuit Technologies
- Ask the Flexperts—Design-Test with Lessons Learned

RAY FUGITT
DownStream Technologies
- The 21 Most Common Design Errors Caught by Fabrication (and How to Prevent Them)

JEFF BERGMAN
NextFlex
- Circuit Grounding to Control Noise and EMI
- PCB Layout of Switch Mode Power Supplies
- IoT and Low Layer Count PC Board Design
- Mechanical Design to Control EMI
- Proper PCB Layout of DDR2, 3, 4, etc.

REGISTER NOW
CONFERENCE: October 4 – 7
EXHIBITION: Wednesday, October 5
SANTA CLARA CONVENTION CENTER, CA

WHO’S EXHIBITING

Accurate Circuit Engineering
AGC Multi Material America, Inc
All Flex Flexible Circuits & Heaters
American Standard Circuits, Inc.
APCT
Archer Circuits
Arlon EMD
Bay Area Circuits, Inc.
Binary Process Solutions
Bittele Electronics Inc.
Cadence Design Systems
Cicor Group
DownStream Technologies, Inc.
DuraTech Industries
Dynamic Electronics Co. Ltd.
EM Solutions Inc.
EMA Design Automation
Emerald EMS
Fischer Technology, Inc.
Flexible Circuit Technologies
Fujipoly America
GS Swiss PCB AG

HZO, Inc.
ICAPE Group
Imagineering, Inc.
Insulectro
IPC-2581 Consortium
Ironwood Electronics
ISOLA
JetPCB USA
Leader Tech, Inc.
MFS Technology (S) Pte Ltd.
MicroConnex, A Carlisle Company
MVINIX Corporation
Nano Dimension
Notion Systems GmbH
Oak-Mitsui Technologies LLC
Ohmega Technologies/Ticer Technologies
OKI Circuit Technology Co., Ltd.
Optiprint AG
Panasonic Electronic Materials
PCB Technologies - USA
PFC Flexible Circuits Limited
Polar Instruments, Inc.

Polyonics
Printed Circuits LLC
Rogers Corporation
San Dieg0 PCB Design
San-ei Kagaku Co., Ltd.
Screaming Circuits
SEP Co., Ltd.
Shenzhen Danyu Electronics Co., Ltd.
Siemens
Sierra Circuits
Summit Interconnect
Sunshine Global Circuits
Sunstone Circuits
SVTronics, Inc.
Taiyo America Inc.
Tempo Automation
Trilogy-Net Inc.
Ultra Librarian
Vayo (Shanghai) Technology Co., Ltd
Ventec International Group
Victory Giant Technology
Xiamen Bolion Tech Co., Ltd.
Zuken USA Inc.
In early May the Printed Circuit Board Association of America, or PCBAA, held its first annual meeting, at which they shared progress on their overarching goal, which is to advance US domestic production of PCBs and base materials.

Coinciding with that meeting came an announcement from a pair of US legislators that they had introduced a bill to incentivize purchases of domestically produced PCBs, as well as industry investments in factories, equipment, workforce training, and research and development.

The bill, known as the Supporting American Printed Circuit Boards Act of 2022, is said to be modeled on the CHIPS Act of 2021, a much-touted piece of legislation that earmarks more than $50 billion toward new onshore semiconductor fabrication plants.

Timing is everything, right?

Travis Kelly, president and chief executive of Isola, the materials developer, and chairman of the PCBAA, spoke with PCd&F/CirCuits assembly in May.

Mike Buetow: Travis, I want to chat about the May meeting, but first, can we get your thoughts on the Supporting American Printed Circuit Boards Act, or what I’m going to call the “Boards Bill?” What in your estimation are the key provisions?

Travis Kelly: That’s a great question, Mike. The association is grateful to Representatives Eshoo and Blake for taking on this important issue. As you know, the US PCB industry has shrunk to the point where we only produce 4% of the world’s PCBs, down from approximately 26% 20 years ago. This means the semiconductor industry, as well as other microelectronics industries and segments, are reliant on offshore PCBs because, as we know, chips don’t float. What’s important here is the legislation that’s been introduced calls for $3 billion of investments in the following areas: domestic manufacturing and PCBs, research and development facilities and workforce initiatives, and then also there’s tax incentives to companies that purchase domestic PCBs. It’s approximately a 25% tax credit for the purchase of American-made PCBs that will help offset — and this is the important part — the cost-differential that has happened because other countries, primarily in Asia, have heavily subsidized other industries, so it’s very difficult for some domestic fabricators and other microelectronics suppliers to compete. This levels the playing field.

MB: So, $3 billion is about $3 billion more than has been invested by the federal government in the PCB industry in, oh, about 30 years.

TK: And that’s just it. It goes back to the CHIPS Act, too, with the $52 billion earmarked for that. You and I have talked several times, and the PCBAA continues to educate, advocate and legislate not only government but industry. It is a large and complex ecosystem that we’re operating in. Semiconductors get the most focus right now because of supply chain issues and how that relates to vehicles and the long wait for people trying to order cars, but it’s much more complex. We don’t talk about advanced packaging. We don’t talk about the fact that, although we can build foundries in the US, we still send those chips back to primarily Asia for packaging, and then you have to embed them on a printed circuit board. Once again, chips don’t float. We need people to be conversant on that and work together to figure out the root cause problem that we’re trying to solve and the corrective actions we need to implement to make sure we have a sustainable, viable and trusted source of PCBs and the material supplies that go into them.

MB: That comment about the $3 billion investment is tongue-in-cheek, of course.
ROCKSTAR LINEUP
ON SALE NOW

DON'T MISS OUT: printedcircuituniversity.com

HEADLINING ON THE MAIN STAGE:
RICK HARTLEY ★ SUSY WEBB ★ LEE RITCHEY

GUEST PERFORMANCES BY: Gary Ferrari ★ Vern Solberg ★ Mike Creeden

PRINTED CIRCUIT UNIVERSITY
But in my experience, the US government puts its money where its priorities are, and that it is committing any sum to the printed circuit board industry is a step in the right direction insofar as the recognition of how critical this industry really is.

I want to talk about that 25% tax credit. That really levels the playing field in terms of making costs more comparable to Southeast Asian sources. Do you think that will stick in the final bill?

TK: It’s hard to say. Ultimately, we’re very pleased this bill was introduced because, at the very least, it’s showing momentum. The government is investing into this microelectronics system called a printed circuit board, and there’s recognition people are becoming more conversant on the topic. However, let’s be realistic. It is an election year. We’re going into midterms. It’s always hard to gauge Congress’s intent to move legislation, so I don’t want to opine on what they will do. I think part of the bill will be passed, and what parts will be passed and what won’t be passed are very difficult to say going into such a volatile midterm election. It’s good Representatives Eshoo and Moore recognize the dire straits our industry is in, and I look at that as a positive. Microelectronics are largely hidden in the shadow of the chip shortage. This [bill] allows us to ensure people viscerally understand it’s a lot bigger than just semiconductors. We’re optimistic the bill was introduced; it’s the national priority that has too long been invisible to anyone outside our industry, so I look at all of this as very positive for the overall industry.

MB: I don’t want to politicize this, but it can’t hurt that the supply issues Russia is currently experiencing underscore the point on just how important it is to have these supply chains and materials available on short notice.

TK: It seems every time you and I talk there’s another issue from around the globe. What’s happening in Ukraine and Russia, the rolling blackouts in China relative to Covid-19 and Omicron variants spreading there rapidly … every time I think there is a glimmer of hope and people see the supply chain is correcting itself, we are back to where we started. We see the supply chain gets tighter because, even though the port in Shanghai is open, it’s still not to the efficiency levels it was before the shutdowns. A lot of containers are trapped on ships waiting to get into that port. Typically you won’t see the ramifications of that until 60 or 90 days after the blackout. To your point, we’re going to continue as a nation to have to make conscious decisions relative to where we are willing to invest, where we are willing to spend a little bit more for that trusted supply chain and resilient supply chain, and these conversations are bipartisan. As a nation we have to make sure we can fulfill the demands of our people to be sure we have what need to be successful.

MB: About that bipartisan support. Anna Eshoo represents a portion of the Silicon Valley, a California district that is heavily invested not just in electronics manufacturing but also in their customers. Blake Moore comes from Ogden, Utah, which is home to some key US defense manufacturing operations. Spartronics has the EMS site there, the former Inovar. And TTM has the board fabrication shop in Logan, less than an hour down the road. Has PCBAAs had conversations with Eshoo or Moore, and if so, what is your general sense of their focus on this bill?

TK: That’s a great question, and let me answer it by first segueing into the Printed Circuit Board Association of America meeting we had in Washington, DC. It was our inaugural annual meeting, and although it was our first year, we got a lot of consequential things done.

When you and I spoke several months ago, we had five founding members. We’ve grown the PCBAAs to 17 members, and all were represented in Washington.

We had three great speakers. First, we had the Honorable Alan Shaffer, the former deputy undersecretary of defense for acquisitions and sustainment. He brought really good insights into the way the Department of Defense views our industry and how we can best serve the men and women in uniform. That was a fantastic speech. He also had dinner with our members and got into some very candid, transparent discussions relative to the needs of the Department of Defense and Pentagon moving forward.

We also had Dr. Lara Brown of George Washington University, who works at the graduate school of political management. She gave a nice summary of the state of play in Washington and what it means for midterm elections, the different partisan and bipartisan approaches to certain bills that will be passed and that will be introduced.

Finally, to your point, although Congress was in recess, Congressman Blake Moore took the time to talk with our members via live feed from Utah. He spent more than 30 minutes with our team, answering and asking pointed questions. We were all very happy and impressed with how conversant Representative Moore is on the industry. I was pleasantly surprised he understands [the loss in global market share]. The right number is obviously not to bring everything onshore, but it’s definitely higher than 4%. He is passionate about the bill that was introduced relative to supporting PCBs, and it really has garnered a lot of bipartisan support, with Moore representing the Republicans and Eshoo representing the Democrats, working hand-in-hand to get this bill introduced. It was a great discussion. From an industry standpoint, when you look at defense spending, and what that means for our microelectronics industry, it is a relatively small portion of the overall sales within the US. As you know, the demand signal is volatile at best; it’s high-mix, low-volume, so it’s really looking at what can we do to supply certain critical components, as opposed to just looking at defense. What about banking? What about medical? What about critical infrastructure like 5G? Is there a potential way to aggregate that demand signal, so if you’re at a domestically located PCB or material supplier, you can actually have some stability with that demand signal, and a demand signal that’s big enough where you’re willing to invest those capex dollars? Coming out of the meeting, we have a lot of work relative to
how we continue to garner that momentum and get consequential things done into future years.

MB: I know building your membership has to be a priority for the coming year, but where does the Boards Bill stand in that priority list, and what else is on that list?

TK: We look at a bunch of things. When you think about all the offshoring that’s taken place over the past 20 years, you’re not just offshoring the brick and mortar; you’re offshoring the technological knowhow. I use examples like signal integrity engineers and the like that’s absolutely critical for what we do as an industry.

The focus of the PCBAA is to continue to educate, advocate, and legislate on behalf of the industry. But what does that really mean? Let’s look at some of the top critical items we need to really get our voice around. One would be STEM. How do we get the right sciences and mathematics and so forth into the schools to ensure we have the right talent we need to be successful as an industry? On top of that is workforce development. For people out of school, how can we continue to get them up to speed on the nuances of our industry? How can we continue to train and develop that workforce? And ultimately, how do we build out the right infrastructure, the automation of factories? The tax incentive is definitely helpful, but we as an industry have to innovate as well. How can we take costs out of our system, whether it’s through value-stream mapping and Kaizens?

The PCBAA’s focus now is to protect some of the wins we have because everyone’s legislating every year, and we have to maintain the wins we have with the National Defense Authorization Act and the Supporting American Printed Circuit Boards Act; our members had their hands in helping form that language. But we as an organization also need to focus on continuing to develop that resilient supply chain. It’s more than just, “We need to build more printed circuit boards and have more material suppliers.” It’s building up the education. It’s building up the workforce development, the infrastructure.

It’s like eating an elephant. It has to be a bite at a time. If you just try to solve all the problems you want to, it’s overwhelming. You can’t offshore over 20 years and expect to flip a switch and get it fixed in a year. This is a marathon, not a sprint.

I’m very thankful for the work our complementary organizations are doing – the PCBAA, the USPAE. We are getting a lot more traction, and more people are talking about the PCB and microwave electronics industry. I’m very encouraged with what I’ve seen over the last 12 months.

Mike Buetow is president of PCEA (pcea.net); mike@pcea.net.

Flexperts, continued from pg. 29

regions. Layer five gets etched at the substrate level, and since there are no conductors crossing the transition on the outer layer, the imaging and etching challenges for layer six are eliminated. This can work well and has been successful in very demanding applications.

The final consideration here for flex as an outer layer is whether or not the conductor pattern will get copper-plated during the hole-plating operation. If plated, flexibility will be impacted. If the layer is selectively (button) plated, then the outer layer will not carry as much current. This is not right or wrong, but something that needs to be considered.

Another option is to spread the flex layers apart, with rigid layers in the middle and flex toward the top and bottom. This is often symmetrical. Sometimes it is done to incorporate certain via structures. Other times it is done to try to create some physical separation between the flexes. Some say this separation eliminates binding of the flex when bent. I’m not sure I buy that argument.

This can be – and is – fabricated regularly but can increase cost somewhat. The manufacturer has to decide when to remove the internal rigid layers from the part during fabrication. In some cases, they may be removed at the innerlayer process, or near the end of the process. Both have pros and cons, but in either case, it impacts cost. This is because the manufacturer has additional operations to remove these materials from the middle of the stack that they do not need to worry about if the flex is at the middle. It can also impact layer registration if there are large openings routed into the internal layers.

When developing a stack-up, start with the flex at the middle, and work your way out, if you can. This provides the lowest cost, shortest cycle time, and most planar construction. When you need to deviate from the center, keep in mind how it might impact board fabrication and subsequent assembly.
The PRODUCTION SOURCING Approach

Engineers looking to scale up production are victims of their success if they don’t have a long-term supply chain plan.

by BRIAN LANEY

The situation: Your engineering team is looking to move from idea to production. You reach out to a contract manufacturer. Question: When does it begin to feel like a partnership?

As a business owner or engineer, working with a contract manufacturer can be daunting, particularly if it doesn’t have experience sourcing challenging parts in a challenging market. How can we as a community of manufacturers help solve this problem? We must put in the time to clearly identify the challenges, set aside time, and build resources to assist customers in real time – and offer a stratified path to a solution based on the type of client. Sounds easy, right? But don’t flinch when it comes to defusing bombs.

Recently, customers have tapped us to bring production to the US from Asia. These customers have been using turnkey, rapid-turn, low-volume solutions and are now looking at scaling production to about 1,000 from less than 100.

They just have one problem: flaws in their designs. Don’t get me wrong. Their designs work great and have been tested and retested with evolving firmware and investment as they have progressed through design and prototyping stages. They’re now looking for 500 to 1,000 boards. The quantity makes them a victim of their success.

Finding 50 ICs right now can be difficult. Finding 1,000 can be a 56-week lead time bordering on forever. This situation isn’t acceptable for early-stage companies or companies rushing to complete designs to fill market needs for their products. It literally can be life or death.

It is our experience many production shops will enable this walk down a dangerous path, not intentionally but because sourcing is not completed in a holistic manner. They are grabbing parts to build the order, not planning for the future. The cost associated with the path I’m proposing is certainly steeper as a manufacturing services provider, but the wins for customers that have previously whistled past the graveyard make them lifelong clients.

The sourcing approach, rather than the cost of the product or service provided by a supplier, is part of supply chain management and emphasizes customized results and strategic partnerships. In addition, emphasis on building meaningful buyer-supplier partnerships promotes collaboration, accountability, and innovation throughout the supplier lifecycle. Ultimately, this approach achieves the overall goal of strategic sourcing: to reduce costs while improving the efficiency and reliability of the supply chain. I walk the halls and repeat the same words daily: “Add value at the very first step.”

Alert Tech SMT offers a projected purchasing plan with its quotations, highlighting the components that are hard stops for various volumes on the one-year and two-year roadmaps. This isn’t usually a warm, fuzzy moment in the quotation presentation. We’re talking red lines on BoMs the customer has never seen before. Not because there was never a problem, but because they have not been exposed to the reality of lead times at scale. (“Mouser shows 150 on hand! What is the problem?”) Not what we envision for our quote delivery meetings.

The only thing your customer can’t afford is out-of-date or incorrect information. Bringing that information to them is step one. Step two is solving the problem. We have been fortunate to be able to point to what our customers are competing with in the market for their components. Broadcom BCM2837B0 or ATmega328P were chips they selected because they were familiar with them on Raspberry Pi or Arduino. Bad news: Their team wasn’t the only one with that idea.

The 0603 resistor is much harder to source now than the 0805. Why did they pick that part? It takes a bit more time in the weeds than many shops seem to be used to spending. These customers are smart. They are solid engineers, but they aren’t familiar with scaling production. As a community of manufacturers, we are. I suggest putting in the additional work on these BoMs to pull together alternative parts and packages that can be a clean kit much quicker, suggesting proactive purchases and blanket POs to round out the future needs.

For some customers with a full team behind them, this will be enough to set them on a quick path to reposition their BoM. Does this fix the problem for most? Unfortunately, no.

The most common reply is “these are the components our product needs, and we don’t have the resources to reengineer
software and hardware to work in alternate parts.” And this is where the road forks.

Some of these customers don’t have on-staff engineering to handle these changes and will not be able to scale their builds unless they find those resources. These are typically small customers. I have helped startup customers source consulting engineers on the terrific platform UpWork to help them over this hump. Being on a call with these consulting/contract engineers to explain the problem on behalf of customers can cut down the time to their success, as well as move them along in the business pipeline. It is win-win.

For customers who see the problem for what it is—non-negotiable in many cases—and have the resources to move quickly, we offer in-house engineering services to ECO design changes and open the alternate parts.

We have repeatedly warned customers against continuing preproduction builds, hoping their component availability will improve before mass production. The best time to pivot was yesterday; the next best time is today. Many of these parts will be in the red for another year at least. If they are successful in their sales and suddenly must scale up, they will potentially make on-the-fly changes to hardware and software to fulfill demand without proper design process and testing. Looking at the problem through the eyes of our customers, but with our experience, getting 1,000 boards and determining they all need rework: That is the worst-case scenario for them, the cold sweat moment when they have to “make it work” because they don’t have the resources to scrap that order.

Drop-in replacements aren’t always available. If you haven’t considered having a firmware engineer in your factory before, investigate the opportunity. We help move our customers past roadblocks that are often much less of a hurdle than they appear at first glance. Often there is greater component availability moving to a smaller on-chip memory or reduced on-chip capabilities from the same semiconductor manufacturer that satisfies the customers’ needs and requires less software engineering than expected. Having talented firmware engineers on staff has been key to unlocking doors.

Customers of all sizes are facing business risks around their manufacturing that is unprecedented. The slow slide of manufacturing to foreign markets once looked flawless on planning documents in board rooms around the country. That day is past. The turnkey fast-turnaround board shops will not have the time or economics available to put in the extra effort. The best time to start building value for customers is now.

BRIAN LANEY is vice president sales and product, AlertTech SMT (alerttechsmt.com); brian.laney@alerttechsmt.com.
Solder bump technology is problematic below 150µm pitch, since it is challenging to manufacture and assemble. As the bump pitch size shrinks, solder bumps have many limitations in the fine-pitch process. Bump printing, plating or bump drops, along with bump pad sizes, are the major constraints; as a result, risk of shorts increases. Today, dies in production have as many as 25,000 bumps per die. It has been predicted this number will increase to 50,000 to 60,000 per die in the next year or two.\(^1\)

Another form of bump gaining more popularity is the copper pillar. These bumps, instead of being spherical in shape, are in the form of a pillar, with various shapes and sizes. The most popular shape is in the form of a cylinder. The pillar shape allows the high ratio of bump height to bump diameter, therefore permitting very tight pitch, even when bump heights are large. Sometimes a solder cap is formed on top of the pillar to help with connectivity with the mating chip.\(^1\) Due to the cylindrical shape and non-collapsing nature of Cu pillar bumps, they can be easily mounted on the fine trace of the laminate. Copper pillars are terminals used to flip-chip IC chips to a substrate in a semiconductor package by thermal compression flip-chip (TCFC) technology. Copper pillars are formed on aluminum electrode pads of an IC chip.

The bump height can vary anywhere from 5µm to 100µm and diameter from 10-20 to 100µm and larger. Most pillar bumps now in production are larger than 20µm in height.

FIGURE 3 shows a representative picture of miniaturization of traditional Pb-free and Cu pillar bumps for fine-pitch flip-chip applications.\(^2\)

The use of copper pillar technology for flip-chip represented about 25% of the market in 2013, increased to over 50% by 2020, and is projected to make up about 80% of the flip-chip market by the end of 2024. Copper pillar is likely to become the most dominant type of flip-chip interconnect in the coming years.\(^3\)

Copper pillar technology has been well documented to be efficient down to 80µm pitch and appears to be a promising approach down to 30µm pitch. Along with reduced pitches, copper pillar brings other benefits, including superior electromigration performance for high current carrying capacity applications, improved thermal conductivity, simplified under-bump metallization (UBM), and higher I/O density. Also, it can be used for extreme fine-pitch-on-silicon package devices down to 40µm for through silicon via (TSV) and chip on chip (CoC).

Packages using copper pillar bumps have more interconnects per surface area, resulting in tighter pitch and lower standoff gaps. As standoff gap reduces, flux residues have less

---

A case study showed a well-balanced aqueous cleaning agent removed Pb-free, water-soluble tack flux flux residues better than straight DI water. by RAVI PARTHASARATHY and UMUT TOSUN

---

FIGURE 1. Copper pillar bump typical structure.

FIGURE 2. SEM image of Cu pillar bumps.

FIGURE 3. Flip-chip bump miniaturization typical data.
area to outgas during reflow. This results in more active residues under the die.

Flux residues can affect reliability in two ways: First, on the solder bump, substrate or die, thin films of flux residue can significantly reduce interfacial adhesion between the flux and the surfaces. Once the underfilled device is stressed by thermal shock, humidity or other factors, the underfill delaminates from the surface, and a gap can be detected using acoustic microscopy; second, fluxes can also affect reliability by physically impeding the flow of underfill material. Flux residue buildup in the gap between bumps or between the die and the substrate can narrow the gap to a point where the underfill cannot flow, or the edges flow faster, encapsulating air and creating a void. To ensure a void-free underfill, homogenous wetting of the underfill must occur on all surfaces. If wetting is not homogenous, voids in the uncured underfill may translate into reliability problems later.

Most copper pillar applications rely on cleaning with deionized (DI) water only for OA flux removal. Numerous studies already conducted suggest water is beginning to reach its cleaning limitation, however, favoring use of aqueous processes. Increased use of Pb-free solder, which typically requires higher soldering temperatures, is one reason. This results in more burned-in fluxes that are much harder to remove as they begin to produce water-insoluble contamination. DI water alone has limited to no ability to solubilize nonionic residues on the board surface.

Second, cleaning water-soluble fluxes, especially under components, has grown more difficult. In other words, water, with its high surface tension of more than 70 dynes/cm, cannot remove flux residues under bump pitch less than 40µm.

Aqueous is a term that implies the use of aqueous-based chemistry: for example, an application concentration of 15% mixed with DI water. The level of active concentration actually is secondary; however, aqueous implies the addition of aqueous ingredients. Aqueous cleaning agents diluted in deionized water significantly reduce the surface tension, providing better cleaning through lower ionic contamination, which in turn provides higher product reliability. These cleaning agents are pH-neutral to mildly alkaline in nature, having corrosion inhibitors as part of their formulation, exhibiting full compatibility with a variety of metals (Sn, Ag, Cu, Ni, Al, etc.) present on the copper pillar die. Lack of corrosion inhibitors can easily attack these metals, causing galvanic corrosion reactions.

This study explores the impact of flux cleaning using DI water and a well-balanced aqueous cleaning agent on copper pillar bumped flip-chips. The scope is limited to copper-pillar bumped flip-chips having pitch of 150µm. This study enables the authors to determine the wash parameters and conditions required to effectively clean flux residues underneath these components to ensure reliability and functionality of the final product.

Results are verified via analytical test (IC, SEM/EDS and FTIR) and reliability test methods, including thermal cycling, high temperature storage life (HTSL) and moisture sensitivity level 3 (MSL-3) testing.

The outcome of this study can be used as a benchmark for conducting further studies involving bump pitch less than 15µm and denser packages, including 2.5-Ds and 3-Ds.

Material Specifications

Substrate specification. The substrate used in this study was organic-based with a thickness of 960µm, having a daisy-chain function. The core material was E-679FGR using PSR4000-AUS703 solder resist. The surface finish on the pads was electroless nickel/immersion gold (ENIG).

Wafer specification. An 8” wafer was selected with a base oxide layer composed of plasma-enhanced tetraethyl orthosilicate (PE-TEOS) and TiN/Al-0.5%Cu metal layer composition. The passivation layer was a combination of high-density plasma/plasma-deposited SiN (HDP/P-SiN), and the metallization selected was TiCu/Cu. The bump material was Cu/Sn-2.5Ag.

Chip specifications. In this study, 10mm x 10mm flip-chip with a daisy-chain structure was used. Cu pillar was designed with 150µm bump pitch and a 30µm Cu pillar height. The pad size was 100µm square with the bump size of Φ75µm. There were a total of 3,721 pads/chips.

- Chip size: 10mm x 10mm
- Number of pads: 61 x 61 = 3,721 pads/chips
- Pad size: 100µm square
- Pitch: 150µm
- Passivation opening: Φ 80µm
- Bump height: Cu 30µm + SnAg 15µm
- Bump size: Φ 75µm

The geometry of the copper pillars used in a test vehicle are shown in (FIGURE 7).

FIGURE 8 shows a cross-section of copper bump.

Flux specification. The flux used in this study was a Japanese Pb-free water-soluble tacky flux, one of the most commonly used materials in semiconductor packaging, including copper pillar bump applications. The staging time between reflow and cleaning at chemical supplier site was 24 hr., representing a worst-case scenario.

Assembly process. The assembly process requires proper optimization of chip placement on the substrate to get an optimized solder profile. For that reason, it was decided to collaborate with Universal Instruments Advanced Process Lab, which has the capability to assemble and perform reliability testing. The die and substrates were sent to the UI lab for assembly. Die placement was performed using a Universal Instruments’ FuzionSC platform.

The water-soluble tacky flux was applied using a linear thin-film applicator (LTFA), which is an on-board dipping process that provides maximum efficiency to facilitate the wetting of the solder bump. The LTFA creates a thin film of flux, solder paste or adhesive. The packages are individually or gang-dipped, thereby applying the necessary amount of material to the appropriate area. It uses a plate about 38µm thick to create a film.

X-ray inspection. Post-placement, inspection was done using x-ray to ensure the bump was aligned properly to the pad. First article inspection (FAI) was conducted using x-ray prior to chip placement on the remaining lot, and necessary adjustments were made to align the die.

Reflow profile. The package was reflowed using a Pb-free solder profile using a BTU Pyramax 125 10-zone convection reflow oven under nitrogen (less than 200ppm) with a peak temperature of 250°C (FIGURE 9). Several reflow profiles were evaluated until the heating and cooling rate was sufficiently controlled to get an optimum bump profile post-reflow and minimize stress on the reflowed bump. Open bumps can occur on the reflowed side or at the die-to-bump interface due to coefficient of thermal expansion (CTE) mismatch and substrate warpage during reflow.
The Ultimate DROP SHOCK Solution to LOW-TEMPERATURE SOLDERING

Improves drop shock resistance
>2 orders of magnitude better compared to Bi-based

Drop shock performance reliability
equal to SAC

We Believe that MATERIALS SCIENCE Changes the World

www.indium.com/CADLT
Equipment. A conveyorized spray-in-air inline cleaner was used for this study. **FIGURE 10** shows a schematic of the inline cleaning system.

**Cleaning agents.** The cleaning agents included:
- Pure deionized water at 100% concentration (10 Meg-Ω resistivity).
- An aqueous-based cleaning agent specifically developed for the removal of Pb-free water-soluble fluxes from various package types, including those under test.

**Experimental**

A total of 216 packages were built for this study.

The process settings in **TABLE 2** were used in the inline cleaner.

The cleaning trials were split into two groups to minimize the flux staging time and keep it the same. The first set of 108 substrates were processed and assembled at Universal Instruments and shipped overnight to the cleaning agent supplier to be cleaned with DI water. The second set of remaining 108 substrates were processed and assembled the following day and shipped overnight to be cleaned with the cleaning agent.

Post-cleaning, all the substrates were shipped immediately back to Universal Instruments for reliability testing. This included thermal cycling, high-temperature storage life (HTSL) and moisture sensitivity level 3 (MSL-3) test. The remaining cleaned substrates were subjected to analytical test (IC, SEM/EDS and FTIR).

**TABLE 3** details the reliability/analytical test performed on the substrates cleaned with both deionized water and the cleaning agent.

In addition, ion chromatography testing was performed on bare substrates (5 in total) and substrates having Pb-free water-soluble tacky flux (5 in total) to determine their cleanliness levels and ionic species.

Post-cleaning, the substrates were underfilled using a liquid epoxy encapsulant specifically formulated for tight bump pitch, and a narrow gap in flip-chip BGA applications was used. The process was carried out using an Nordson Asymtek Axiom X-1020 dispenser configured with an Asymtek DJ-9500 DispenseJet valve for noncontact jetting of precise volumes of fluid in dots, lines and patterns.

**TABLE 1. Test Plan Used in the Study**

<table>
<thead>
<tr>
<th>Cleaning Agent</th>
<th>Concentration (%)</th>
<th>Belt Speed (FPM)</th>
<th>Wash Exposure Time (Min.)</th>
<th>Total Substrates to be Cleaned</th>
</tr>
</thead>
<tbody>
<tr>
<td>DI Water</td>
<td>100</td>
<td>2</td>
<td>2.6 (2 min. 36 sec.)</td>
<td>54</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td>1.73 (1 min. 44 sec.)</td>
<td>54</td>
</tr>
<tr>
<td>Cleaning Agent</td>
<td>5</td>
<td>2</td>
<td>2.6 (2 min. 36 sec.)</td>
<td>54</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td>1.73 (1 min. 44 sec.)</td>
<td>54</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td></td>
<td></td>
<td></td>
<td><strong>216</strong></td>
</tr>
</tbody>
</table>

**TABLE 2. Inline Cleaner Process Parameters**

<table>
<thead>
<tr>
<th>Wash Stage</th>
<th>Equipment</th>
<th>Spray-in-Air Conveyored Inline Cleaner</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cleaning Agent (Concentration)</td>
<td>Cleaning Agent (5%); Pure Deionized Water (100%)</td>
<td></td>
</tr>
<tr>
<td>Flux Used</td>
<td>Lead-Free Water-Soluble Tacky Flux</td>
<td></td>
</tr>
<tr>
<td>Conveyor Belt Speed</td>
<td>2.0 and 3.0 fpm</td>
<td></td>
</tr>
<tr>
<td>Pre-Wash Pressure (Top/Bottom)</td>
<td>40 PSI / 40 PSI</td>
<td></td>
</tr>
<tr>
<td>Wash Pressure (Top/Bottom)</td>
<td>80 PSI / 60 PSI</td>
<td></td>
</tr>
<tr>
<td>Wash Hurricane Pressure (Top/Bottom)</td>
<td>40 PSI / 40 PSI</td>
<td></td>
</tr>
<tr>
<td>Wash Temperature</td>
<td>150°F / 65.55°C</td>
<td></td>
</tr>
<tr>
<td>Chemical Isolation Pressure (Top/Bottom)</td>
<td>30 PSI / 25 PSI</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Rinsing Stage</th>
<th>DI Water</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rinse Pressure (Top/Bottom)</td>
<td>85 PSI / 60 PSI</td>
</tr>
<tr>
<td>Rinse Hurricane Pressure (Top/Bottom)</td>
<td>40 PSI / 40 PSI</td>
</tr>
<tr>
<td>Rinse Temperature</td>
<td>140°F / 60°C</td>
</tr>
<tr>
<td>Final Rinse Pressure (Top/Bottom)</td>
<td>25 PSI / 25 PSI</td>
</tr>
<tr>
<td>Final Rinse Temperature</td>
<td>Room Temperature</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Drying Stage</th>
<th>Hot Circulated Air</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drying Temperature</td>
<td>160 - 220°F</td>
</tr>
</tbody>
</table>

**TABLE 3. Reliability/Analytical Test Performed**

<table>
<thead>
<tr>
<th>Reliability/Analytical Test</th>
<th>Description/Reference Document</th>
<th>Deionized Water Process</th>
<th>Deionized Water Process</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Thermal cycling with event detection (1000 cycles at -40°C to 125°C)</strong></td>
<td>JESD22-A104E</td>
<td>15</td>
<td>15</td>
</tr>
<tr>
<td>HTSL (1000 hr. at 150°C)</td>
<td>JESD-22-A-103C</td>
<td>15</td>
<td>15</td>
</tr>
<tr>
<td>MSL-3</td>
<td>IPC test per J-STD-020E</td>
<td>15</td>
<td>15</td>
</tr>
<tr>
<td>Ion Chromatography</td>
<td>IPC-TM-660 Method 2.3.28</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>FTIR</td>
<td>FTIR mapping and spot measurements</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>SEM/EDS</td>
<td>SEM for electron imaging &amp; EDS for elemental analysis</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
Reliability Test Results

A prerequisite to package reliability testing is moisture preconditioning to classify package MSL class and ensure it survives reliability test post-moisture soak. Packages were subjected to MSL-3 preconditioning at 60°C/30% RH for 192 hr., followed by 3x reflows at 260°C. The reliability test results are summarized in Table 4.

**TABLE 4. Reliability Test Results**

<table>
<thead>
<tr>
<th>Total No. of Substrates Tested</th>
<th>Reliability/Analytical Test</th>
<th>Description/Reference Document</th>
<th>Cleaning Process - Acceptance</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>DI Water at 2.0 FPM</td>
</tr>
<tr>
<td>15</td>
<td>Thermal cycling with event detection (1,000 cycles at -40° to 125°C)</td>
<td>JESD22-A104E</td>
<td>Pass electrical test</td>
</tr>
<tr>
<td>15</td>
<td>HTSL (1,000 hr. at 150°C)</td>
<td>JESD-22-A-103C</td>
<td>Pass electrical/visual</td>
</tr>
<tr>
<td>15</td>
<td>MSL-3</td>
<td>IPC test per J-STD-002E</td>
<td>No delamination observed; no external crack visible under 40x magnification</td>
</tr>
<tr>
<td>2</td>
<td>SEM/EDS</td>
<td>SEM for electron imaging and EDS for elemental analysis</td>
<td>Organic residues visible on chip and Au pad</td>
</tr>
<tr>
<td>2</td>
<td>FTIR</td>
<td>FTIR mapping and spot measurements</td>
<td>Carbon/flux signals visible around bumps and Au pad</td>
</tr>
<tr>
<td>5</td>
<td>Ion Chromatography</td>
<td>IPC TM-650 Method 2.3.28</td>
<td>Above pass/fail limits</td>
</tr>
</tbody>
</table>

**SEM/EDS/FTIR analysis.** The goal of the analysis is to evaluate the overall cleanliness under the chip component, as well as surface cleanliness of the Au pad. Post-cleaning, the substrate was cracked, and both the chip and test substrate (Au pad) were analyzed using SEM/EDS and FTIR.

**SEM/EDS analysis.** SEM/EDS analysis was performed using a Zeiss Sigma 300VP and Oxford X-maxN 80. Over a period of 4.5 hr., the entire substrate surface was scanned at 200x magnification for a total of 667 individual pictures. These pictures were stitched together using Zeiss SmartStitch software. The BSE detector at 1.5kV was used in this study. The BSE detector is typically very sensitive to the presence of organic contaminations/residues (black = organics). It indicates the density of the material. Material with high density looks brighter (e.g., metals), and material with lower density looks darker (e.g., organics like flux residues).

**FIGURE 11** is an example of stitched area of unclean copper pillar substrate (chip backside). The image consists of 300 individual pictures that were stitched together. The dark areas observed indicate the presence of organic flux residues.

**SEM/EDS overall results.** Substrates cleaned with DI water showed the presence of organic residues on both the chip and the Au pad at 2.0 FPM. At an increased belt speed of 3.0 FPM, a significant amount of residues on both the chip and the Au pad were observed. In the case of the cleaning agent, 2.0 FPM did not exhibit any residues, whereas a minor amount of residues was seen on the Au pad at increased belt speed of 3.0 FPM. Overall, substrates cleaned with the cleaning agent showed a minimal amount of residues compared to “unclean” substrates and substrates cleaned with deionized water.

**FTIR analysis.** FTIR analysis was performed using Bruker LUMOS equipment. The spectrometer is equipped with a liquid-nitrogen-cooled detector. The measurements were performed in attenuated total reflection (ATR) mode.

The Au pad surface was scanned with 20 measurement spots (each 125 x 125 µm) in ATR mode. Via integration, it was determined the organic signal was in the range of 2980.9 - 2817.2 cm⁻¹. All the obtained 20 spots were converted into a heat map. The FTIR heat map indicates the intensity of carbon/flux contamination. As a reference, a flux spectrum was used. Red areas indicate high organic contamination, and blue areas indicate low to zero organic contamination. All spectras were corrected for CO₂ (at around 2,400 to 2,200 cm⁻¹).

**FTIR overall results.** Substrates cleaned with DI water at...
2.0 FPM exhibited a significant amount of residues on both bumps and Au pad. On the other hand, substrates subjected to the cleaning agent at 3.0 FPM did not exhibit any carbon/flux signals on the bumps. Very minor residues were observed on the Au pad in the upper right corner.

Overall, substrates cleaned with the cleaning agent showed a significant improvement compared to DI-water-cleaned substrates, even at faster belt speed.

**TABLE 5.** SEM Images for Unclean, DI Water and Cleaning Agent at 2.0 FPM

<table>
<thead>
<tr>
<th></th>
<th>Unclean at 2.0 FPM</th>
<th>Deionized Water at 2.0 FPM</th>
<th>Cleaning Agent at 2.0 FPM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip backside</td>
<td>High amount of organic residues visible on chip backside and all over the Au pad (black)</td>
<td>Organic residues visible, especially in middle area of chip, and slight residues visible all over the Au pad (black/dark gray)</td>
<td>No residues visible on the chip and Au pad</td>
</tr>
<tr>
<td>Au pad (BSE detector)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**TABLE 6.** SEM Images for Unclean, DI Water and Cleaning Agent at 3.0 FPM

<table>
<thead>
<tr>
<th></th>
<th>Unclean at 3.0 FPM</th>
<th>Deionized Water at 3.0 FPM</th>
<th>Cleaning Agent at 3.0 FPM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip backside</td>
<td>High amount of organic residues visible on chip backside and all over the Au pad (black)</td>
<td>Significant amount of residues visible on chip and Au pad (black/dark gray)</td>
<td>Nearly no residues visible on the chip, very minor amount observed in few small areas upper corner on Au pad (black/dark gray)</td>
</tr>
<tr>
<td>Au pad (BSE detector)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**TABLE 7.** EDS Images for Unclean, DI Water (at 2.0 FPM) and Cleaning Agent (at 3.0 FPM)

<table>
<thead>
<tr>
<th></th>
<th>Unclean at 2.0 FPM</th>
<th>Deionized Water at 2.0 FPM</th>
<th>Cleaning Agent at 3.0 FPM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip backside</td>
<td>High amount of carbon contamination. Most likely flux is visible on chip backside and Au pad. The distribution of carbon is shown in red.</td>
<td>Low to minimal amount of carbon contamination. Most likely flux is visible on chip backside and Au pad. The distribution of carbon is shown in red.</td>
<td>Very low (trace levels) of carbon contamination visible on chip backside and Au pad. The distribution of carbon is shown in red.</td>
</tr>
<tr>
<td>Au pad (BSE &amp; EDS detector)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Ion chromatography results.** All the test coupons were subjected to ion chromatography analysis per IPC-TM-650, Method 2.3.28. IC analysis used an extraction solution of 10/90 v/v IPA/deionized water.

- All the bare substrates passed, exhibiting low levels of ionic species.
- Uncleaned substrates having Pb-free, water-soluble tacky flux residues showed significantly high levels of cations, anions and weak organic acids.
- DI-water-cleaned packages failed the IC test, exhibiting high levels of formate and chloride ions. At 2.0 FPM, even though substrate #4 passed the IC test, the values for formate ions were very close to pass/fail limits. At 3.0 FPM, significant failures were observed for acetate, formate and chloride ions.
YAMAHA’S YSI-V 3D/4D AOI SYSTEM USES AI FOR SELF-PROGRAMMING

- Self-Programming Tools are now standard on all YSi-V Machines
- Adaptive Artificial Intelligence (AI) creates programs with minimal operator interaction
- AI Machine Learning Tools improve overall part assignment accuracy, reducing debug time
- Scan a board and the AI Engine’s Deep Learning capability automatically assigns optimal part definitions
- Available NOW! Upgrade your YSi-V today at no additional cost

For more information, please visit us at:

www.yamaha-motor-im.com

https://youtu.be/6hHFLWy8vsU

or, email us at:
y-sales@yamaha-motor.com

YAMAHA
Revs Your Heart®
Substrates cleaned with the cleaning agent passed the IC test at both 2.0 and 3.0 FPM, with a majority of the ionic species below the pass/fail limits.

**Conclusions**

This comparative study confirmed the deionized water inline cleaning system is challenged to consistently and effectively clean flux residues underneath low-stand-off components, especially when it comes to cleaning under copper pillar packages with 150µm bump pitch and 30µm Cu pillar height.

The DI-water-cleaned substrates at 3.0 FPM failed the thermal cycling, HTSL and MSL-3 test. Moreover, substrates cleaned with DI water exhibited the presence of carbon contamination on the chip backside and the Au pad via SEM/EDS/FTIR analysis, as well as high levels of ionic species when subjected to IC testing.

In comparison, substrates subjected to the cleaning agent passed the thermal cycling, HTSL and MSL-3 test. These packages showed better cleaning performance under chip

**TABLE 8.** FTIR Results for Unclean, DI Water (at 2.0 FPM) and Cleaning Agent (at 3.0 FPM)

<table>
<thead>
<tr>
<th></th>
<th>Unclean</th>
<th>Deionized Water at 2.0 FPM</th>
<th>Cleaning Agent at 3.0 FPM</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Chip backside (bumps)</strong></td>
<td><img src="Unclean.png" alt="Image" /></td>
<td><img src="2.0FPM.png" alt="Image" /></td>
<td><img src="3.0FPM.png" alt="Image" /></td>
</tr>
<tr>
<td><strong>Au pad (mapping)</strong></td>
<td><img src="Unclean.png" alt="Image" /></td>
<td><img src="2.0FPM.png" alt="Image" /></td>
<td><img src="3.0FPM.png" alt="Image" /></td>
</tr>
<tr>
<td><strong>Results</strong></td>
<td>Significant amount of carbon/flux signals visible on bumps and Au pad</td>
<td>Carbonyl/flux signals visible around bumps and Au pad</td>
<td>No detectable carbon/flux signals visible on bumps and very minor residues visible in upper right corner on Au pad</td>
</tr>
</tbody>
</table>

**FIGURE 12.** Example of FTIR heat map generation.
### TABLE 9. Ion Chromatography Results – Bare Substrates

<table>
<thead>
<tr>
<th>Ionic Species</th>
<th>Pass/Fail Limit</th>
<th>#1</th>
<th>#2</th>
<th>#3</th>
<th>#4</th>
<th>#5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fluoride (F⁻)</td>
<td>1</td>
<td>0.242</td>
<td>0.332</td>
<td>0.271</td>
<td>0.032</td>
<td>0.032</td>
</tr>
<tr>
<td>Acetate (C₂H₃O₂⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Formate (CHO₂⁻)</td>
<td>1</td>
<td>0</td>
<td>0.226</td>
<td>ND</td>
<td>0.109</td>
<td>0.153</td>
</tr>
<tr>
<td>Chloride (Cl⁻)</td>
<td>1</td>
<td>0</td>
<td>0.104</td>
<td>0</td>
<td>0.104</td>
<td>0.104</td>
</tr>
<tr>
<td>Nitrite (NO₂⁻)</td>
<td>2</td>
<td>0.332</td>
<td>0.052</td>
<td>0.219</td>
<td>0.187</td>
<td>0.154</td>
</tr>
<tr>
<td>Bromide (Br⁻)</td>
<td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Nitrate (NO₃⁻)</td>
<td>2</td>
<td>0</td>
<td>0.106</td>
<td>0.009</td>
<td>ND</td>
<td>0.06</td>
</tr>
<tr>
<td>Phosphate (PO₄³⁻)</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Sulfate (SO₄²⁻)</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>WOA (Weak Organic Acid)</td>
<td>25</td>
<td>1.554</td>
<td>1.58</td>
<td>1.215</td>
<td>0.98</td>
<td>1.754</td>
</tr>
</tbody>
</table>

**Ion Chromatography Test Results:** Pass | Pass | Pass | Pass | Pass

**Limit:** ND – Not detected. 0 – Blank value is higher than sample value. All values in µg/in².

### TABLE 10. Ion Chromatography Results – Unclean Substrates Having LF Water-soluble Tacky Flux Residues

<table>
<thead>
<tr>
<th>Ionic Species</th>
<th>Unclean substrates having lead-free water-soluble tacky flux</th>
<th>#1</th>
<th>#2</th>
<th>#3</th>
<th>#4</th>
<th>#5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fluoride (F⁻)</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Acetate (C₂H₃O₂⁻)</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Formate (CHO₂⁻)</td>
<td>3.6574</td>
<td>47.549</td>
<td>49.0945</td>
<td>43.2678</td>
<td>41.6709</td>
<td></td>
</tr>
<tr>
<td>Chloride (Cl⁻)</td>
<td>51.514</td>
<td>46.3214</td>
<td>48.439</td>
<td>42.478</td>
<td>48.321</td>
<td></td>
</tr>
<tr>
<td>Nitrite (NO₂⁻)</td>
<td>9.3004</td>
<td>8.6709</td>
<td>9.321</td>
<td>8.459</td>
<td>8.539</td>
<td></td>
</tr>
<tr>
<td>Phosphate (PO₄³⁻)</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Sulfate (SO₄²⁻)</td>
<td>6.5516</td>
<td>5.551</td>
<td>5.987</td>
<td>6.231</td>
<td>6.451</td>
<td></td>
</tr>
<tr>
<td>WOA (Weak Organic Acid)</td>
<td>37.5647</td>
<td>41.891</td>
<td>30.235</td>
<td>30.456</td>
<td>35.467</td>
<td></td>
</tr>
</tbody>
</table>

**Limit:** ND – Not detected. 0 – Blank value is higher than sample value. All values in µg/in².

### TABLE 11. Ion Chromatography Results – Substrates Cleaned with DI Water at 2.0 FPM

<table>
<thead>
<tr>
<th>Ionic Species</th>
<th>DI-Water Cleaned Substrates (at 2.0 FPM)</th>
<th>#1</th>
<th>#2</th>
<th>#3</th>
<th>#4</th>
<th>#5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fluoride (F⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Acetate (C₂H₃O₂⁻)</td>
<td>3</td>
<td>2.6703</td>
<td>2.459</td>
<td>2.7654</td>
<td>2.8431</td>
<td>2.3789</td>
</tr>
<tr>
<td>Formate (CHO₂⁻)</td>
<td>3</td>
<td>3.9452</td>
<td>3.821</td>
<td>3.206</td>
<td>2.985</td>
<td>3.532</td>
</tr>
<tr>
<td>Chloride (Cl⁻)</td>
<td>3</td>
<td>3.2659</td>
<td>3.1456</td>
<td>2.9591</td>
<td>2.8831</td>
<td>3.1456</td>
</tr>
<tr>
<td>Nitrite (NO₂⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Bromide (Br⁻)</td>
<td>6</td>
<td>2.1489</td>
<td>2.5631</td>
<td>2.6701</td>
<td>2.1478</td>
<td>2.1097</td>
</tr>
<tr>
<td>Nitrate (NO₃⁻)</td>
<td>3</td>
<td>1.156</td>
<td>1.243</td>
<td>1.742</td>
<td>1.291</td>
<td>1.295</td>
</tr>
<tr>
<td>Phosphate (PO₄³⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Sulfate (SO₄²⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>WOA (Weak Organic Acid)</td>
<td>25</td>
<td>6.5421</td>
<td>6.7439</td>
<td>5.7612</td>
<td>5.9883</td>
<td>5.1874</td>
</tr>
</tbody>
</table>

**Ion Chromatography Test Results:** Fail | Fail | Fail | Pass | Fail

**Limit:** ND – Not detected. 0 – Blank value is higher than sample value. All values in µg/in².

### TABLE 12. Ion Chromatography Results – Substrates Cleaned with DI Water at 3.0 FPM

<table>
<thead>
<tr>
<th>Ionic Species</th>
<th>DI-Water Cleaned Substrates (at 3.0 FPM)</th>
<th>#1</th>
<th>#2</th>
<th>#3</th>
<th>#4</th>
<th>#5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fluoride (F⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Acetate (C₂H₃O₂⁻)</td>
<td>3</td>
<td>2.672</td>
<td>2.946</td>
<td>3.21</td>
<td>2.976</td>
<td>3.147</td>
</tr>
<tr>
<td>Formate (CHO₂⁻)</td>
<td>3</td>
<td>4.782</td>
<td>5.132</td>
<td>4.8762</td>
<td>4.952</td>
<td>5.184</td>
</tr>
<tr>
<td>Chloride (Cl⁻)</td>
<td>3</td>
<td>5.487</td>
<td>5.943</td>
<td>6.726</td>
<td>5.743</td>
<td>6.871</td>
</tr>
<tr>
<td>Nitrite (NO₂⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Bromide (Br⁻)</td>
<td>6</td>
<td>4.3298</td>
<td>4.5048</td>
<td>4.6254</td>
<td>5.3728</td>
<td>4.974</td>
</tr>
<tr>
<td>Nitrate (NO₃⁻)</td>
<td>3</td>
<td>1.8653</td>
<td>1.6735</td>
<td>1.5463</td>
<td>1.7934</td>
<td>1.972</td>
</tr>
<tr>
<td>Phosphate (PO₄³⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Sulfate (SO₄²⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>WOA (Weak Organic Acid)</td>
<td>25</td>
<td>13.834</td>
<td>16.621</td>
<td>15.419</td>
<td>16.423</td>
<td>15.854</td>
</tr>
</tbody>
</table>

**Ion Chromatography Test Results:** Fail | Fail | Fail | Fail | Fail

**Limit:** ND – Not detected. 0 – Blank value is higher than sample value. All values in µg/in².
component, as well as on the investigated Au pad. Very minor residue was visible when subjected to SEM/EDS/FTIR analysis. IC testing also showed very low levels of ionic species.

Based on the overall study conducted, it is observed the cleaning agent at low concentration (5%) may completely remove the Pb-free, water-soluble tacky flux residues at faster belt speed (3.0 FPM) compared to straight DI water at 2.0 FPM, which would also enable an increase in throughput of 50%.

It should be noted the copper pillar flip-chip substrates were cleaned 24 hr. after the assembly and soldering process. Generally, its recommended to clean the water-soluble tacky flux as soon as possible (preferably within an hour post-soldering).

Acknowledgments

The authors would like to thank the R&D team of Dr. O.K. Wack Chemie for continued guidance in this study. The authors want to express gratitude to the individuals at our partner companies that helped design the advanced packages, as well as for conducting reliability testing.

REFERENCES

11. IPC TM-650, Method 2.3.28.2, Bare Printed Board Cleanliness by Ion Chromatography, December 2009.

This paper was previously presented at IPC Apex Expo 2022 and is reprinted here with the authors’ permission.

RAVI PARTHASARATHY, M.S.CH.E. is senior application engineer at Zestron Americas (zestronusa.com); ravi.parthasarathy@zestronusa.com. UMUT TOSUN, M.S.CH.E. is application technology manager at Zestron Americas; umut.tosun@zestronusa.com.

TABLE 13. Ion Chromatography Results – Substrates Cleaned with Cleaning Agent at 2.0 FPM

<table>
<thead>
<tr>
<th>Ionic Species</th>
<th>Pass/ Fail Limit</th>
<th>Substrates Cleaned with Cleaning Agent at 2.0 FPM</th>
<th>#1</th>
<th>#2</th>
<th>#3</th>
<th>#4</th>
<th>#5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Anions</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fluoride (F⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Acetate (C₂H₃O₂⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Formate (CHO₂⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>0.284</td>
<td>0.158</td>
<td></td>
</tr>
<tr>
<td>Chloride (Cl⁻)</td>
<td>3</td>
<td>0.4297</td>
<td>0.0222</td>
<td>0.2653</td>
<td>0.766</td>
<td>0.11</td>
<td></td>
</tr>
<tr>
<td>Nitrile (NO₃⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>0.044</td>
<td>0.04</td>
<td></td>
</tr>
<tr>
<td>Bromide (Br⁻)</td>
<td>6</td>
<td>0</td>
<td>0.3709</td>
<td>0.2745</td>
<td>0.142</td>
<td>0.162</td>
<td></td>
</tr>
<tr>
<td>Nitrate (NO₄⁻)</td>
<td>3</td>
<td>0.2172</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Phosphate (PO₄³⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Sulfate (SO₄²⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>WOA (Weak Organic Acid)</td>
<td>25</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>0.768</td>
<td>0.786</td>
<td></td>
</tr>
<tr>
<td>Cations</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lithium (Li⁺)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>0</td>
<td>0.002</td>
<td></td>
</tr>
<tr>
<td>Sodium (Na⁺)</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>1.216</td>
<td>0.32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ammonium (NH₄⁺)</td>
<td>3</td>
<td>ND</td>
<td>0</td>
<td>0</td>
<td>1.216</td>
<td>0.32</td>
<td></td>
</tr>
<tr>
<td>Potassium (K⁺)</td>
<td>3</td>
<td>2.406</td>
<td>0.0033</td>
<td>0.002</td>
<td>0.028</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Magnesium (Mg²⁺)</td>
<td>n/a</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0.114</td>
<td>0.016</td>
<td></td>
</tr>
<tr>
<td>Calcium (Ca²⁺)</td>
<td>n/a</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0.568</td>
<td>0.688</td>
<td></td>
</tr>
<tr>
<td>Ion Chromatography Test Results</td>
<td>Pass</td>
<td>Pass</td>
<td>Pass</td>
<td>Pass</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ND – Not detected. 0 – Blank value is higher than sample value. All values in µg/in².

TABLE 14. Ion Chromatography Results – Substrates Cleaned with Cleaning Agent at 3.0 FPM

<table>
<thead>
<tr>
<th>Ionic Species</th>
<th>Pass/ Fail Limit</th>
<th>Substrates Cleaned with Cleaning Agent at 3.0 FPM</th>
<th>#1</th>
<th>#2</th>
<th>#3</th>
<th>#4</th>
<th>#5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Anions</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fluoride (F⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Acetate (C₂H₃O₂⁻)</td>
<td>3</td>
<td>0.9643</td>
<td>0.659</td>
<td>0.5612</td>
<td>0.6214</td>
<td>0.7215</td>
<td></td>
</tr>
<tr>
<td>Formate (CHO₂⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Chloride (Cl⁻)</td>
<td>3</td>
<td>0.4678</td>
<td>0.3901</td>
<td>0.6109</td>
<td>0.6213</td>
<td>0.4931</td>
<td></td>
</tr>
<tr>
<td>Nitrile (NO₃⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Bromide (Br⁻)</td>
<td>6</td>
<td>0.2643</td>
<td>0.3387</td>
<td>0.239</td>
<td>0.2104</td>
<td>0.1612</td>
<td></td>
</tr>
<tr>
<td>Nitrate (NO₄⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Phosphate (PO₄³⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Sulfate (SO₄²⁻)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>WOA (Weak Organic Acid)</td>
<td>25</td>
<td>0.54</td>
<td>0.964</td>
<td>0.684</td>
<td>0.556</td>
<td>0.398</td>
<td></td>
</tr>
<tr>
<td>Cations</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lithium (Li⁺)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Sodium (Na⁺)</td>
<td>3</td>
<td>0.2807</td>
<td>0.3134</td>
<td>0.2964</td>
<td>0.2607</td>
<td>0.2176</td>
<td></td>
</tr>
<tr>
<td>Ammonium (NH₄⁺)</td>
<td>3</td>
<td>0.1284</td>
<td>0.0875</td>
<td>0.1119</td>
<td>0</td>
<td>0.024</td>
<td></td>
</tr>
<tr>
<td>Potassium (K⁺)</td>
<td>3</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Magnesium (Mg²⁺)</td>
<td>n/a</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0.1908</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Calcium (Ca²⁺)</td>
<td>n/a</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0.568</td>
<td>ND</td>
<td>ND</td>
</tr>
<tr>
<td>Ion Chromatography Test Results</td>
<td>Pass</td>
<td>Pass</td>
<td>Pass</td>
<td>Pass</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ND – Not detected. 0 – Blank value is higher than sample value. All values in µg/in².
Datest can scan your tangerine*, too.

*And your pcba, your weld, your casting, your 3D printed part, or a multitude of other objects that you suspect contain a problem. Our CT scanning and X-ray capabilities reach far beyond electronics.

For a reason.

These cutting edge diagnostic tools can pinpoint problems without destruction, helping to guide you to the solution you are looking for, especially if it’s a defect, or a flaw, you couldn’t find by other means.

Clear direction is good. That’s why we’re here.

Test Engineering. Failure Analysis. Answers.
State-of-the-Art Technology Flashes

Updates in silicon and electronics technology.

Ed.: This is a special feature courtesy of Binghamton University.

This ink is alive and made entirely of microbes. Northeastern University researchers have created a bacterial ink that reproduces itself and can be 3-D-printed into living architecture. The microbial ink flows like toothpaste under pressure and can be 3-D-printed into various tiny shapes, a circle, a square and a cone, all of which hold their form and glisten like Jell-O. This new substance is not the first-ever living ink. Scientists have previously created printable gels that were cocktails of bacteria and polymers that helped provide structure when printed. One such ink contained hyaluronic acid, a seaweed extract and fumed silica. (IEEC file #12578, The NY Times, 11/24/21)

Nanowires under tension create the basis for ultrafast transistors. Smaller chips, faster computers, less energy consumption. The faster electrons can accelerate in these tiny wires, the faster a transistor can switch and the less energy it requires. Dresden researchers have succeeded in experimentally demonstrating electron mobility in nanowires is remarkably enhanced when the shell places the wire core under tensile strain. They produced nanowires consisting of a gallium arsenide core and an indium aluminum arsenide shell. This phenomenon offers novel opportunities for the development of ultrafast transistors. Nanowires have a unique property: These ultra-thin wires can sustain very high elastic strains without damaging the crystal structure of the material. (IEEC file #12664, Science Daily, 2/7/22)

Rechargeable battery is one long filament, and you can cut it as needed. MIT researchers have developed a rechargeable Li-ion battery that’s fabricated as a continuous fiber using a standard fiber-drawing system and novel battery gels. A key attribute is the battery can be cut anywhere along its length and still function without leakage of contents. As tangible demonstration of the absence of limitation on length, they drew a battery filament over 140 meters long; this fiber battery had discharge capacity of about 123mAh and discharge energy of 217mWh. Incorporating a filament power source into the structure of end products could lower their overall weight, enable new packaging arrangements, and permit customization of the battery’s physical features. (IEEC file #12659, Electronic Design, 1/21/22)

New efficiency record for solar cell technology. National University of Singapore researchers have set a record of 23.6% in the power conversion efficiency of solar cells made using perovskite and organic materials. This technological breakthrough paves the way for flexible, lightweight, low-cost and ultrathin photovoltaic cells, which are ideal for powering vehicles, boats, blinds and other applications. To raise the power conversion efficiency of solar cells to go beyond 30%, stacks of two or more absorber layers are required. Tandem solar cells, which are made using two different types of photovoltaic materials, are a hot area of research. Their discovery opens the door to thin-film tandem solar cells that are light and bendable, which has wide-ranging applications for solar-powered blinds, vehicles, boats and other devices. (IEEC file #12643, Science Daily 12/21/21)

A transistor for sound points toward whole new electronics. Potential future transistors that consume far less energy than current devices may rely on exotic materials called “topological insulators,” in which electricity flows across only surfaces and edges with virtually no dissipation of energy. Harvard University researchers have invented and simulated the first acoustic topological transistors, which operate with sound waves instead of electrons. Topology is the branch of mathematics that explores the nature of
shapes independent of deformation. By using acoustic topological insulators, in which sound waves can experience topological protection, scientists were able to sidestep this complexity to create acoustic topological transistors. (IEEC file #12661, IEEE Spectrum, 1/31/22)

Groundbreaking research produces record levels of strain in single-crystal silicon. University of Surrey researchers have developed a single-step procedure to put single-crystal silicon under more strain than ever achieved. The discovery could be crucial to the future development of silicon photonics, which underpins the technologies behind the internet of things, and is currently constrained by the lack of cheap, efficient, and easily integrated optical emitters. The researchers are transferring the same procedure to germanium. If successful, they will open the door to creating germanium lasers, which are compatible with silicon-based computers, and could revolutionize communications systems by means of new optoelectronic devices. This would address the problem of overheating and would eliminate the need to develop expensive and difficult-to-integrate III-V devices, a popular area of research to try to overcome overheating. (IEEC file #12641, Nanowerk, 12/8/21)

Samsung claims first with in-memory MRAM. Samsung announced an MRAM innovation, claiming the world’s first in-memory computing based on MRAM capable of performing both data storage and data computing within a single memory network. The MRAR array chip is the next step to realizing low-power AI chips. Use of in-memory computing architectures has increased over the years because of its ability to crunch data at the edge, which can in turn reduce the amount of data movement and network latency. Samsung’s focus on in-memory computing stems from MRAR’s low-resistance nature, which ordinarily limits its ability to reduce power consumption. The MRAR array chip eliminates this issue with what it calls “resistance sum” in-memory computing architecture. (IEEC file #12638, EE Times, 1/13/22)

Harnessing noise in optical computing for AI. University of Washington researchers have developed new optical computing hardware for AI and machine learning that is faster and much more energy-efficient than conventional electronics. The research also addresses another challenge: the “noise” inherent to optical computing that can interfere with computing precision. The team demonstrated an optical computing system for AI and machine learning that not only mitigates this noise but uses some of it as input to help enhance the creative output of the artificial neural network within the system. They built an optical computer that is faster than a conventional digital computer. Also, this optical computer can create new things based on random inputs generated from the optical noise that most researchers tried to evade. (IEEC file #12645, Semiconductor Digest, 12/24/21)

Sensor could make 3-D holograms a feature in mobile devices. Korea Institute of Science and Technology (KIST) and Yonsei University researchers are laying the groundwork for 3-D digital holography on mobile devices. The group designed a photodiode that detects the polarization of light in the near-infrared region without the need for additional filters. Using this device, the researchers demonstrated miniaturized holographic image sensors for 3-D digital holograms. (IEEC file #12644, Photonics Media, 12/20/21)

‘Intelligent sensor processing unit’ integrates brains into sensors. STMicroelectronics announced the launch of the intelligent sensor processing unit (ISPU) that combines a digital signal processor (DSP) suited to run AI algorithms and a MEMS sensor on the same silicon. In addition to reducing size over system-in-package devices and cutting power by up to 80%, merging sensor and AI puts electronic decision-making in the application Edge. In the Onlife Era, innovative products enabled by smart sensors are able to sense, process and take actions, bringing the fusion of technology and the
physical world. The proprietary ultra-low-power DSP can be programmed in C. It also permits quantized AI sensors to support full- to single-bit precision neural networks. This ensures superior accuracy and efficiency in tasks such as activity recognition and anomaly detection by analyzing inertial data. (IEEC file #12681, Semiconductor Digest, 2/18/22)

**Market Trends**

*Alice all-electric aircraft prepares to fly.* The world’s first all-electric passenger aircraft is preparing to take flight. The Alice, a plane developed by Israeli company Eviation, went through engine testing. A prototype of the aircraft has been going through low-speed taxi tests since December and will attempt a high-speed taxi test next. Eviation is working with Honeywell (flight-by-wire systems), Siemens (EPUs), Hartzell (propellers), and magniX (EPUs). The aircraft is targeting “middle mile” commuter routes. Eviation claims the airplane can fly up to nine passengers at 240 knots at a range of up to 650 miles. (IEEC file #12672, Military & Aerospace Electronics, 2/1/22)

*Automotive sensors market to reach $55 billion by 2030.* Global Market Insights predicts the automotive sensors market size will exceed $55 billion by 2030. Sensors of various types, including LiDAR, pressure, temperature and image, play a key role in these safety solutions, owing to their ability to offer higher accuracy and faster response rates in the event of accidents or crashes. Additionally, many regulatory bodies are issuing mandates that require auto manufacturers to equip their new vehicle models with passive safety systems, which could augment demand for automotive sensor technology. The automotive sensors market from the radar sensor segment is likely to depict a CAGR of 10% through 2030, owing to burgeoning autonomy and the use of ADAS in modern vehicles. (IEEC file #12674, Semiconductor Digest, 2/3/22)

*Quantum update: a $490 million market.* The global quantum computing market was worth $490 million last year and is expected to expand 21.9% annually through 2024, according to a new study from Hyperion Research. The report also notes software, middleware and applications are growing to account for a bigger share of the market value than hardware. In the few years after 2024, several companies are expecting to be able to demonstrate quantum advantage: the ability for a quantum computer to process a real-world problem faster than a classical computer. (IEEC file #12675, Fierce Electronics, 2/7/22)

*Integrated Roadways sees a smart pavement future for infrastructure backlog.* Integrated Roadways sees the future of infrastructure in precast concrete roadway panels that incorporate digital tech and fiberoptics. The panels will be used to support wireless charging for electric vehicles and fast wireless data communications for autonomous vehicles, among other capabilities. These panels can incorporate sensors and networking gear to support connected and autonomous EVs but also to support networks for municipal use in traffic control and other functions. They are designed to be software-upgradeable panels, similar to how modern vehicles and smartphones can be upgraded over the air. (IEEC file #12676, Fierce Electronics, 2/8/22)

*Four important Wi-Fi design trends worth watching in 2022.* The number of Wi-Fi devices in use will reach nearly 18 billion in 2022. The network of companies that manages the Wi-Fi design ecosystem also forecasts 4.4 billion devices to be shipped this year. Wi-Fi, now widely acknowledged as a foundation technology for the IoT applications, is reinforcing its position with Wi-Fi 6 and Wi-Fi 6E, which employ orthogonal frequency division multiple access (OFDMA) to improve performance in dense environments. Then, there is target wake time (TWT) technology, which reduces battery consumption and makes Wi-Fi a suitable choice for sensor-based devices. Wi-Fi Alliance has listed four major trends as Wi-Fi: an IoT
New Panasonic battery extends Tesla S range to 750km.
Next year Panasonic plans to start mass production of a battery that will give a Tesla Model S a range of 750km, up from 650km at the moment. The new battery will have five times the capacity of the previous battery and will be twice as big and, costed on a capacity basis, will be 10-20% cheaper. Mercedes’ EQS currently has a range of 770km but is planning a car with a range of 1000km using a battery from CATL of China. (IEEC file #12656, Electronics Weekly, 1/25/22)

Electrically conductive adhesives: the new solders. Electrically conductive adhesives (ECAs) claim to possess many superior properties than traditional solders. With an increasing demand for electronic goods, this decade may see ECAs gradually establish themselves as the new solder. Proper placement of electronic components such as ICs and LEDs on substrates is the crux of developing an operational circuit board for an electronic device. While conventional lead-free solder excels at its task for rigid PCBs, it is not well suited for emerging applications that require components to be attached to flexible substrates or conformal surfaces. The alternative ECA not only has high strength but is quite safe as well. ECA comes in two types: isotropic conductive adhesive (ICA) and anisotropic conductive adhesives (ACA), which correspond to different ways of conducting electricity across a joint. ACA is further divided into anisotropic conductive paste (ACP) and anisotropic conductive film (ACF). (IEEC file #12651, Electronics for You, 1/12/22)

Recent Patents

Novel 3-D NAND memory device (assignee: Yangtze Memory) pub. no. EP3915147. A semiconductor device is provided. The semiconductor device includes a first substrate that has a first side for forming memory cells and a second side that is opposite of the first side. The semiconductor device also includes a doped region and a first connection structure. The doped region is formed in the first side of the first substrate and is electrically coupled to at least a source terminal of a transistor (e.g., a source terminal of an end transistor of multiple transistors that are connected in a series). The first connection structure is formed over the second side of the first substrate and coupled to the doped region through a first via. The first via extends from the second side of the first substrate to the doped region.

Semiconductor package having a spacer with a junction cooling pipe (assignee: Semiconductor Components Ind.) patent no. 16/790,933. Implementations of semiconductor packages may include a first substrate coupled to a first die, a second substrate coupled to a second die, and a spacer included within a perimeter of the first substrate and within a perimeter of a second substrate, the spacer coupled between the first die and the second die. The spacer includes a junction cooling pipe therethrough.

Fabrication of a microfluidic chip package or assembly with separable chips (assignee: IBM Corp.) patent no. 11,198,119. The present invention is notably directed to methods of fabrication of a microfluidic chip package or assembly, comprising a substrate having at least one block comprising one or more microfluidic structures on a face of the substrate; partially cutting into the substrate to obtain partial cuts, such that a residual thickness of the substrate at the level of the partial cuts enables singulation of said at least one block; cleaning and applying a cover film to cover said at least one block, whereby at least one covered block is obtained, the applied cover film still enabling singulation of each covered block, where each block corresponds to a microfluidic chip after singulation.

Packaged die for bumpless buildup layer (BBUL) packages (assignee: Intel Corp.) pub. no. US11201128. A packaged semiconductor die with a bumpless die package interface and methods of fabrication are described. A semiconductor package includes a substrate having a land side with a lowermost layer of conductive vias. A die is embedded in the substrate and has an uppermost layer of conductive lines, one of which is coupled directly to a conductive via of the lowermost layer of conductive vias of the substrate. In another example, a semiconductor package includes a substrate having a land side with a lowermost layer of conductive vias. A semiconductor die is embedded in the substrate and has an uppermost layer of conductive lines with a layer of conductive vias disposed thereon. At least one of the conductive lines is coupled directly to a conductive via of the semiconductor die.
Chip-on-film package (assignee: Novatek Microelectronics Corp.) patent no. 11189597. A chip-on-film package, including a flexible film, a first patterned circuit layer, one or more first chips, a second patterned circuit layer, and one or more second chips. The flexible film includes a first surface and a second surface opposite to the first surface. The first patterned circuit layer is disposed on the first surface. The one or more first chips are mounted on the first surface and electrically connected to the first patterned circuit layer. The second patterned circuit layer is disposed on the second surface. The one or more second chips are mounted on the second surface and electrically connected to the second patterned circuit layer.

PCB mesh routing to reduce solder ball joint failure during reflow (assignee: Microsoft Technology Licensing) patent no. 11,212,912. Voids are introduced in a copper shape to reduce warpage experienced by a printed circuit board during a reflow process. Copper shapes on an outer layer of a PCB may be used to connect large packages that include ball grid arrays to the board. The copper shapes may induce warpage in the board during reflow. Routing a mesh pattern of voids in the copper shapes may reduce solder ball joint cracking and pad cratering during reflow and make solder joints more reliable. The voids may make the copper shapes less ridged and change the copper heat dissipation profile to remove sharp warpage forces that cause solder joints to experience pad cratering. The voids may be 8-mil times 8-mil cuts or indentations in the copper shape.

Adaptive vertical wiring method and stacked semiconductor package (assignee: Powertech Technology) patent no. TW202044434. The present invention relates to an adaptive vertical wiring method, a stacked semiconductor packaging method and a stacked semiconductor package. In the adaptive vertical wiring method, the end point of each vertical wire is determined according to a plurality of position patterns on a carrier, and a real position of each pad on a chip is obtained to determine the start point of the vertical wire. A wiring path of the vertical wire is calculated according to the end point and the start point. Therefore, even if any chip is displaced during stacking, and the pads thereon are shifted, the vertical wire is accurately connected to the shifted pad and corresponding inner pad on an outer wiring layer.
ALTAIR SIMULATION 2022 SOFTWARE
Simulation 2022 software helps simulate antennas and broadens toolset for advanced driver-assistance systems applications. Supports automation of 5G envelope beam patterns and includes hybrid ray-tracing patterns and rotating doppler effects for ray-based solvers. Can better simulate full-wave antenna and array characterizations to analyze wireless systems. Improved ADAS tools consider sensor types like ultrasound. Has frequency-modulated continuous-wave radar simulations that target ADAS applications. Includes updates for AEC. Altair Units-accessible capabilities include S-FRAME software, as well as SimSolid rapid analysis, HyperWorks advanced meshing, and computational fluid dynamics wind load simulations. S-CONCRETE, S-FRAME and S-FOUNDATION include built-in design codes for different American, Canadian, European and Asian/Oceanian nations. S-TIMBER addresses sustainable buildings and structures; includes analysis capabilities and can simulate structural response to seismic loading according to NBCC, ASCE and IB codes. Provides enhanced control over panel modeling to design CLT, Glulam and Sawn lumber elements for code compliance. PoliEx features expanded design verification, signal integrity and PCB modeling functionalities. Includes cross-probe verification like DFx Excel results and direct ECAD link to Pulsonix and Altium Designer. Altair SimLab includes application functionalities like drop test, multiphysics analysis for PCBs, and thermal management simulation that can cover entire systems. Introduces PSIM, which can handle simulation and design for power supplies, motor drives, control systems and microgrids.

ELECTRONINKS CIRCUITSEED FILM
CircuitSeed thin, dense film is used as 3-D, finely patterned seed layers for subsequent metallization by plating. Reduces 20-plus-step process to a few steps. Reportedly uses at least 40x less water and substantially less energy. Supports multiple chemistries that can be printed via variety of techniques as dense, finely patterned seed layers on surfaces ranging from rigid to flexible plastics and 3-D.

Electroninks
electroninks.com

ELECTRONINKS CIRCUITSHIELD INK
CircuitShield ink is for EMI shielding and backend semiconductor metallization. Powers technology that produces smartphones with 5G capabilities. Reportedly eliminates spray nozzle clogging and residue in silver film, and provides high shielding effectiveness. Has long shelf-life and excellent printing stability at room conditions. Is used for five-sided SIP shielding with aspect ratio from top to side wall close to one. Other use cases involve wafer metallization and conformal via coating.

Electroninks
electroninks.com

HERAEUS CONDURA.ULTRA AMB SUBSTRATE
Condura. ultra Ag-free AMB substrate enables bonding silicon-nitride-based ceramics with copper foils. Enables high-performance Si3N4 substrates using Ag-free active metal brazing bonding technology. Designed to offer outstanding reliability and processing for sintering, bonding and soldering. Comes with standard and thick Cu layers. Thermal conductivity is ≥60W/m.K and ≥80W/m.K.

Heraeus Electronics
heraeus-electronics.com

HITACHI FT230 XRF ANALYZER
FT230 XRF analyzer speeds up analysis to help achieve 100% inspection and meet tightening specifications. Includes intelligent part recognition feature Find My Part; automatically selects features that need to be measured, analytical routines and reporting rules. On-board, user-built library handles new parts and routines as work changes. Runs on FT Connect software, with aspects of SmartLink and X-ray Station software. FT Connect focuses interface on important aspects of XRF. Results are displayed on main measurement screen. Results can be exported in spreadsheet or JSON format for integration with SCADA, QMS, MES or ERP systems. Customized reports can be created. Has functions to confirm instrument stability, including routine instrument checks and calibration validation tools. On-board diagnostics provide information about instrument health. Data can be shared via ExTOPE Connect. High-res SDD screens parts for conformity to restricted materials legislations such as RoHS and analyzes composition of materials, including plating bath solutions and metal alloys, useful for validating incoming substrates and confirming chemistry.

Hitachi High-Tech Analytical Science
hitachi-hightech.com/hha

EXPRESSPCB PLUS V. 3.1 LAYOUT SOFTWARE
ExpressPCB Plus v. 3.1 layout software creates multipage schematics and validates PCB layout. Schematic Link and Netlist Validation tools support use of symbols in ExpressCSH Plus. Reportedly has improved speed, stability and quality of results in Schematic Link and Netlist Validation tools. Includes updates to SnapEDA API.

ExpressPCB
expresspcb.com

ADVANTEST DUT SCALE DUO INTERFACE
DUT Scale Duo Interface for V93000 EXA Scale SoC test systems tests advanced semiconductors. Usable space on DUT boards and probe cards is reportedly increased 50% or more; wafer probe and final test setups can accommodate component heights more than 3x taller. Can adapt to existing standard DUT board or probe card size or switch to new larger size. Using sliding mechanism, users can switch back and forth between both formats to adapt to specific applica-
tion requirements. Stiff extended bridge achieves deflection performance in direct probing setups. Supports applications including digital and RF device testing.

**NOVACENTRIX METALON JG JETTABLE GOLD INKS**

Metalon JG jettable gold inks have electrical and physical performance properties. Are for applications requiring biocompatibility or high levels of corrosion resistance. Cure with traditional thermal processes or with PulseForge tools, featuring digital thermal processing to dry, sinter and solder at industrial scale on low-temp. heat-sensitive substrates without damage.

**AEGIS FACTORYLOGIX 2022.1, 2022.2 MES**

FactoryLogix 2022.1 and 2022.2 MES feature smart, dynamic visualization. Powers visual work instructions with smart pictures that change depending on context of what is being inspected or worked. Creates one template and is for use in infinite scenarios. Tracks units of measurement (volume, length, etc.) beyond unit level during production process. Expanded support for more process types and product types. Establishes common assembly operation to occur simultaneously across different assembly lines and different products. Can balance approaches, equipment, materials and resources based on similar operations common among products, regardless of assembly line. Supports cost-related parameters and threshold approval workflows when assessing path of action for nonconformance. Sees problems occurring most frequently and those imposing greatest cost. Compares CAD/CAM BoM to externally resident BoM (e.g., ERP) and accelerate BoM compare process.

**AIM SOLDER V9 SOLDER PASTE**

V9 low-voiding, no-clean solder paste is formulated to reduce voiding to as low as 1% on BGA and <5% on BTC components, while exhibiting stable print performance on fine-feature devices over 12 hr. Post-process residue is probed and possesses high SIR values required for high-reliability applications. Is REACH and RoHS compliant. Comes in SAC 305 type 4.

**ASC VISIONPRO MERLIN BENCHTOP AOI**

VisionPro Merlin benchtop API system is optimized for remote support. Uses 5mp camera with sub 8µm X-Y resolution. Has laser sensor for coplanarity height measurements of components and leads. Flexible universal carrier system inserts PCB up to 460mm x 360mm, clamps it and inspects with press of a button. Once complete, PCB is returned to load point ready for next PCB to be loaded. Includes 1-D and 2-D barcode reading as standard. Can be combined with Prey rework suite. Combines excellent mechanical stability with 64bit software and Windows 10/11 OS.

**EMIL OTTO ETIMOL SEM 12 RAA SOLDERING SYSTEM CLEANER**

Etimol SEM 12 RAA is non-labeled medium for cleaning reflow ovens, wave and selective soldering systems, and vapor phases. Impurities and flux residues can be removed. Water-based, alkaline cleaning system removes outgassing from PCBs from soldering systems used in electronics manufacturing. Can be used on residually warm soldering machines. Has mild odor. Is sprayed onto surfaces to be cleaned at room temp. and removed after a few min. of exposure time. Reportedly no residues of cleaner remain in soldering equipment when soldering temp. >200° are reached. Is label-free and not hazardous.
bleed routine with priming valve ensures to change out pail, semi-automated air-ple to load and remove. When it's time pail at operator's waist-level, so it is sim-ing parts are outside pump enclosure. come in contact with gap filler; no mov -ties remain unaffected. No moving parts do not separate, and material proper -ensures conductive thermal gap fillers lic system. Low shearing of material to dispense valve using closed hydrau-single-component TIMs. Pushes material ply/feeding system 1-gal. pail pump for penser comes with FS-EP1 fluid sup-Asymtek Helios SD-960 series fluid dis-penser is for soldering, laser and gluing applications. Is comprised of HEPA class H13 particle filter and granulated media. Contains 2.2kg of granular media com-posed of 50% activated carbon, 50% KMnO₄ (potassium permanganate). This 50/50 mixed media is reportedly versa-tile and effective with more gases than activated carbon on its own. Includes small silicone hose and connector used by Zero Smog 4V to measure differential pressure through filter to indicate when filter is full. Also fits Zero Smog EL and TL filtration units. Life of main filter is extended by using it in conjunction with prefilters.

TRI TR7500QE PLUS 3-D AOI
TR7500QE Plus multi-camera 3-D sideview AOI performs at speeds up to 57 cm²/sec. Is equipped with AI-powered algorithms and increased mechanical capabilities. Includes four sideview cam-eras for front, rear, left and right viewing angles – and views from top cam-era. Detects concealed defects from top camera view. Sideview cameras inspect innerlayer bridges, hidden lifted leads and other out-of-sight defects.

VISICONSULT QUADCOUNT LIVE
VCOUNT now includes QuadCount Live smart barcode reader. Data are automati-cally scanned as SMD reels are placed into drawer, autoloading real-time infor-mation into system without clicking or confirmation required. Includes updated software. Detects position and barcode as SMD reel is placed over loading drawer; enables tracking of reel positioning and automatic label printing after reel removal. Camera provides live feedback prior to counting. Detects changes of reel position. Directly controls labeling printer after each reel removal. Camera is available with 2.3MP or 5MP XRHCCount customers can add QuadCount Live.

WELLER ZERO SMOG 4V REPLACEMENT FILTER
Replacement main filter for Zero Smog 4V is for soldering, laser and gluing applications. Is comprised of HEPA class H13 particle filter and granulated media. Contains 2.2kg of granular media com-posed of 50% activated carbon, 50% KMnO₄ (potassium permanganate). This 50/50 mixed media is reportedly versa-tile and effective with more gases than activated carbon on its own. Includes small silicone hose and connector used by Zero Smog 4V to measure differential pressure through filter to indicate when filter is full. Also fits Zero Smog EL and TL filtration units. Life of main filter is extended by using it in conjunction with prefilters.

1 CLICK SMT INTRODUCES UNIT-I1 SELECTIVE SOLDERING MACHINE
Unit-I1 compact inline selective soldering machine is less than 55” in length. Com-bines drop jet fluxer nozzle, bottom IR preheating, selective solder pot and AOI function. Is for fluxing/preheating/soldering inspection. After soldering is com-plete, built-in AOI inspects all soldered joints for bridging, less solder, excessive solder, solder particles, etc. Auto repair-ing function can be activated to solder defect position again automatically. Is reportedly ideal for smart factories. Can be used as standalone or as module with high flexibility. For volume production, customers can place unlimited boards one after another. For production of dif-ferent boards, customers can separate each machine.
Additive Manufacturing

“A Review on Printed Electronics with Digital 3D Printing: Fabrication Techniques, Materials, Challenges and Future Opportunities”

Authors: C. Hanumanth Rao, et al.

Abstract: The introduction of 3-D printing technology has revolutionized the manufacturing and electronics product design in the past few years, where it is used to produce printed circuit boards. Printed electronics is one of the fastest growing additive manufacturing technologies and is becoming invaluable to various industries. The evolution of several contact and noncontact types of fabrication techniques has been reported in the recent past. Leveraging these technologies, various types of printed electronic components have been realized. One method is inkjet printing technology, which has been widely accepted for printed electronics manufacturing. As 3-D printing uses only those materials essential to create the product, it eliminates waste production, with a smaller equipment cost and minimizes the number of process steps, resulting in lower manufacturing costs with reduced turnaround time. Various kinds of conductive and nonconductive materials have emerged in the recent past in conjunction with many manufacturing techniques for printed electronics. Herein, the authors review the most commonly used substrates, electronic printing materials, and the widespread printing techniques employed at the industrial level, giving an overall vision for a better understanding and evaluation of their different features. The technical challenges of several contact and noncontact techniques with corresponding solutions are also presented. Finally, status on advances in the production of various kinds of materials employed in 3-D printed electronics and the methods for producing them, shortcomings, technical challenges, applications, benefits, and the future opportunities pertaining to printed electronics are discussed in detail. (Journal of Electronic Materials, Apr. 1, 2022, link.springer.com/article/10.1007/s11664-022-09579-7)

IC Reliability

“Artificial Intelligence Deep Learning for 3D IC Reliability Prediction”

Authors: Po-Ning Hsu, et al.

Abstract: Three-dimensional integrated circuit (3-D IC) technologies have been receiving much attention recently due to the near-ending of Moore’s law of minimization in 2-D ICs. However, the reliability of 3-D ICs, which is greatly influenced by voids and failure in interconnects during the fabrication processes, typically requires slow testing and relies on human judgment. Thus, the growing demand for 3-D ICs has generated considerable attention on the importance of reliability analysis and failure prediction. This research conducts 3-D x-ray tomographic images, combined with AI deep-learning based on a convolutional neural network (CNN) for non-destructive analysis of solder interconnects. By training the AI machine using a reliable database of collected images, the AI can quickly detect and predict the interconnect operational faults of solder joints with an accuracy of up to 89.9% based on non-destructive 3-D x-ray tomographic images. The important features that determine the “good” or “failure” condition for a reflowed microbump, such as area loss percentage at the middle cross-section, are also revealed. (Scientific Reports, Apr. 25, 2022, nature.com/articles/s41598-022-08179-z)

Sensors

“Thin Film Magnetoelectric Sensors Toward Biomagnetism: Materials, Devices, and Applications”

Authors: Cunzheng Dong, et al.

Abstract: Since the discovery of strong magnetoelectric (ME) coupling in two-phase ME laminate composites, strain-mediated ME heterostructures have found practical applications in magnetic sensors, tunable inductors, tunable filters, miniaturized antennas, magnetic memories and nanoscale motors. Thin-film ME sensors, in particular, have become promising candidates in biomagnetic sensing, due to their high sensitivity, CMOS compatibility, room-temperature operation and high spatial resolution. In this article, an overview is presented on different types of thin-film ME sensors and their applications in biomagnetic measurement. First, the coupling structures, materials selection and fabrication processes are introduced. Three different mechanisms of recently emerged ME sensors, including the magnetic modulation, electrical modulation and delta-E effect are presented. Their performance and noise analysis are also compared and discussed. Finally, real-time applications of ME sensors in the detection of magnetic fields from different parts of the human body are presented and discussed. The review concludes with an outlook on future perspectives and challenges of thin-film ME sensors for biomagnetic applications. (Advanced Electronic Materials, May 4, 2022, onlinelibrary.wiley.com/doi/10.1002/aelm.202200013)
EXPLORE. INNOVATE. NETWORK.

Featuring experts in:
• Automotive
• Manufacturing
• Volcanic Lightning
and more!

Discussions, workshops, author’s corner, and demonstrations.

On-site exclusive tutorials!

Our program is packed featuring a modular three-track design that gives you complete flexibility to pick and choose what interests you. We cannot wait to see you in person and get back to what makes conferences great – YOU and ME - and US – interacting, sharing, networking, learning, asking questions.

The Technology Leadership Series of the Americas is a collection of eight major events representing the various technology communities in our industry. These programs connect 2,400+ member companies and over 1.3 million global professionals to advance the technology and business of electronics manufacturing and the design-supply chain.

There are numerous ways for you to participate in these events to connect with the industry and grow your business.

ATTEND | PRESENT | SPONSOR | EXHIBIT

SAVE THE DATES FOR THESE EVENTS

Explore these upcoming programs and fill out the Interest Form on each website to get connected for the latest event updates.

www.semi.org/semi-americas